K. Katsuki

A yield and speed enhancement scheme under within-die variations on 90nm LUT array

Kazutoshi Kobayashi, Hidetoshi Onodera, Manabu Kotani, 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..