Jesse Wang

A 28 nm 2 Mbit 6 T SRAM With Highly Configurable Low-Voltage Write-Ability Assist Implementation and Capacitor-Based Sense-Amplifier Input Offset Compensation

William J. Dally, Stephen G. Tell, Mahmut E. Sinangil, 2016, IEEE Journal of Solid-State Circuits.