Yiran Zhang

发表

A 28nm 64-kb 31.6-TFLOPS/W Digital-Domain Floating-Point-Computing-Unit and Double-Bit 6T-SRAM Computing-in-Memory Macro for Floating-Point CNNs

X. Chen, Jun Yang, Xin Si, 2023, IEEE International Solid-State Circuits Conference.