A. Chehelcheraghi

Low power and high performance clock delayed domino logic using saturated keeper

Ali Afzali-Kusha, S. H. Rasouli, A. Seyedi, 2006, 2006 IEEE International Symposium on Circuits and Systems.