I. S. Lu

A 28-nm 75-fsrms Analog Fractional- $N$ Sampling PLL With a Highly Linear DTC Incorporating Background DTC Gain Calibration and Reference Clock Duty Cycle Correction

Pei-Yuan Chiang, Chih-Wei Yao, Ronghua Ni, 2019, IEEE Journal of Solid-State Circuits.