Ramana Rao Kompella

Analysis of a memory architecture for fast packet buffers

Ramana Rao Kompella, Sundar Iyer, N. McKeowa, 2001, 2001 IEEE Workshop on High Performance Switching and Routing (IEEE Cat. No.01TH8552).