Martin Kaibel

Logic design for on-chip test clock generation - implementation details and impact on delay test quality

Matthias Beck, Xijiang Lin, Olivier Barondeau, 2005, Design, Automation and Test in Europe.