Andrew S. Morgan

A 14-bit 2.5GS/s and 5GS/s RF sampling ADC with background calibration and dither

Qicheng Yu, Ning Zhu, Gerry Taylor, 2016, 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits).