K. Kasai

Evaluation of grouting in tunnel lining using impact-echo

Tomoki Shiotani, D. G. Aggelis, K. Kasai, 2008 .

A high performance 100 nm generation SOC technology (CMOS IV) for high density embedded memory and mixed signal LSIs

T. Yoshitomi, F. Matsuoka, M. Kakumu, 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

A highly manufacturable high density embedded SRAM technology for 90 nm CMOS

H. Ishiuchi, K. Ishimaru, I. Kawasaki, 2002, Digest. International Electron Devices Meeting,.