J. S. Banu

Loop parallelization and pipelining implementation of AES algorithm using OpenMP and FPGA

M. Vanitha, J. Vaideeswaran, S. Subha, 2013, 2013 IEEE International Conference ON Emerging Trends in Computing, Communication and Nanotechnology (ICECCN).