K. Uchiyama

Architecture and design of a second-level cache chip with copy-back and 160 MB/s burst-transfer features

O. Nishii, H. Aoki, K. Uchiyama, 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.