W. S. Briggs

A 17 /spl times/ 69 bit multiply and add unit with redundant binary feedback and single cycle latency

David W. Matula, W. S. Briggs, 1993, Proceedings of IEEE 11th Symposium on Computer Arithmetic.