S. Muramatsu

Management of Power and Performance with Stress Memorization Technique for 45nm CMOS

H. Naruse, E. Morifuji, F. Matsuoka, 2007, 2007 IEEE Symposium on VLSI Technology.