J. Hayden

A high performance 3.97 /spl mu/m/sup 2/ CMOS SRAM technology using self-aligned local interconnect and copper interconnect metallization

J. Farkas, C. Lage, J. Schmidt, 1998, 1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216).

MEMS component technology

B. Lakshminarayanan, J. Hayden, 2005, IMS 2005.

Application of on-chip MIM decoupling capacitor for 90nm SOI microprocessor

J. Edgerton, E. Luckowski, M. Raymond, 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..