文
论文分享
演练场
杂货铺
论文推荐
字
编辑器下载
登录
注册
A. Anandhan
发表
AN NOVEL VLSI ARCHITECTURE FOR URDHVA TIRYAKBHYAM VEDIC MULTIPLIER USING EFFICIENT CARRY SELECT ADDER
S. Srikanth, A. Santhosh Kumar, R. Lokeshwaran, 2015 .