Proofs: a fast, memory efficient sequential circuit fault simulator
暂无分享,去创建一个
[1] Franc Brglez,et al. A Fast Fault Grader: Analysis and Applications , 1985, International Test Conference.
[2] F. Brglez,et al. A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .
[3] Wu-Tung Cheng,et al. SPLIT circuit model for test generation , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..
[4] Janusz Rajski,et al. A fault simulation method based on stem regions , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.
[5] Premachandran R. Menon,et al. Critical Path Tracing - An Alternative to Fault Simulation , 1983, 20th Design Automation Conference Proceedings.
[6] Prathima Agrawal,et al. LSI Product Quality and Fault Coverage , 1981, 18th Design Automation Conference.
[7] P. R. Menon,et al. Fault-simulation methods — extensions and comparison , 1981, The Bell System Technical Journal.
[8] Wu-Tung Cheng,et al. Differential Fault Simulation - A Fast Method Using Minimal Memory , 1989, 26th ACM/IEEE Design Automation Conference.
[9] Prathima Agrawal,et al. CONTEST: a concurrent test generator for sequential circuits , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..
[10] David Bryan,et al. Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.
[11] David Blaauw,et al. CHAMP: concurrent hierarchical and multilevel program for simulation of VLSI circuits , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.
[12] Kurt Antreich,et al. Accelerated Fault Simulation and Fault Grading in Combinational Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[13] Douglas B. Armstrong,et al. A Deductive Method for Simulating Faults in Logic Circuits , 1972, IEEE Transactions on Computers.
[14] J. Paul Roth,et al. Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic Circuits , 1967, IEEE Trans. Electron. Comput..
[15] W.-T. Cheng,et al. The BACK algorithm for sequential test generation , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.
[16] Scott Davidson,et al. ESIM/AFS : A Concurrent Architectural Level Fault Simulator , 1986, ITC.
[17] Wuudiann Ke,et al. A fast fault simulation algorithm for combinational circuits , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.
[18] Ernst G. Ulrich,et al. Concurrent simulation of nearly identical digital networks , 1973, Computer.
[19] Sundaram Seshu,et al. On an Improved Diagnosis Program , 1965, IEEE Trans. Electron. Comput..
[20] S. Davidson,et al. Sequential Circuit Test Generator (STG) benchmark results , 1989, IEEE International Symposium on Circuits and Systems,.
[21] Ernst G. Ulrich,et al. Concurrent simulation of nearly identical digital networks , 1974, Computer.