A Capacitor-Less CMOS Neuron Circuit for Neuromemristive Networks

CMOS neuron circuits used to implement neuromorphic chips require extensive circuitry to program the memristive cell, thus eliminating most of the density advantage gained by the adoption of memristive synapses. This paper presents a CMOS neuron circuit that provides a compact and cost-efficient programming interface in which semiconductor capacitors are replaced by a memristive device. The neuron circuit also features an adjustable firing threshold with a strict control of the power consumption during the learning process.

[1]  Piotr Dudek,et al.  Compact silicon neuron circuit with spiking and bursting behaviour , 2008, Neural Networks.

[2]  Arindam Basu,et al.  Nullcline-Based Design of a Silicon Neuron , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Runze Han,et al.  A novel RRAM-based adaptive-threshold LIF neuron circuit for high recognition accuracy , 2018, 2018 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA).

[4]  Andrew S. Cassidy,et al.  TrueNorth Ecosystem for Brain-Inspired Computing: Scalable Systems, Software, and Applications , 2016, SC16: International Conference for High Performance Computing, Networking, Storage and Analysis.

[5]  E. Vianello,et al.  HfO2-Based OxRAM Devices as Synapses for Convolutional Neural Networks , 2015, IEEE Transactions on Electron Devices.

[6]  Gert Cauwenberghs,et al.  Neuromorphic Silicon Neuron Circuits , 2011, Front. Neurosci.

[7]  Hong Wang,et al.  Loihi: A Neuromorphic Manycore Processor with On-Chip Learning , 2018, IEEE Micro.

[8]  Narayan Srinivasa,et al.  Energy-Efficient Neuron, Synapse and STDP Integrated Circuits , 2012, IEEE Transactions on Biomedical Circuits and Systems.

[9]  Piero Olivo,et al.  Experimental Investigation of 4-kb RRAM Arrays Programming Conditions Suitable for TCAM , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  H. Hwang,et al.  Analog memory and spike-timing-dependent plasticity characteristics of a nanoscale titanium oxide bilayer resistive switching device , 2011, Nanotechnology.

[11]  R. A. Cobley,et al.  A self-resetting spiking phase-change neuron , 2018, Nanotechnology.

[12]  Fabien Clermidy,et al.  Compact Modeling Solutions for Oxide-Based Resistive Switching Memories (OxRAM) , 2014 .

[13]  Christophe Loyez,et al.  A 4-fJ/Spike Artificial Neuron in 65 nm CMOS Technology , 2017, Front. Neurosci..

[14]  Olivier Temam,et al.  Hardware spiking neurons design: Analog or digital? , 2012, The 2012 International Joint Conference on Neural Networks (IJCNN).

[15]  Giacomo Indiveri,et al.  A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity , 2006, IEEE Transactions on Neural Networks.

[16]  Hassen Aziza,et al.  Resistive RAMs as analog trimming elements , 2018 .

[17]  Johannes Schemmel,et al.  A highly tunable 65-nm CMOS LIF neuron for a large scale neuromorphic system , 2016, ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference.