Comparison Study of DIT and DIF Radix-2 FFT Algorithm
暂无分享,去创建一个
[1] Himanshu Thapliyal,et al. VLSI implementation of RSA encryption system using ancient Indian Vedic mathematics , 2005, SPIE Microtechnologies.
[2] Thambipillai Srikanthan,et al. Efficient VLSI Architecture for Decimation-in-Time Fast Fourier Transform of Real-Valued Data , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.
[3] Harald Haas,et al. Enhanced subcarrier index modulation (SIM) OFDM , 2011, 2011 IEEE GLOBECOM Workshops (GC Wkshps).
[4] Lizy K. John,et al. Digital Systems Design Using VHDL , 1998 .
[5] Myung Hoon Sunwoo,et al. New continuous-flow mixed-radix (CFMR) FFT Processor using novel in-place strategy , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.
[6] Keshab K. Parhi,et al. An In-Place FFT Architecture for Real-Valued Signals , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.
[7] Harpreet S. Dhillon,et al. A Reduced-Bit Multiplication Algorithm for Digital Arithmetic , 2008 .
[8] Sumit R. Vaidya,et al. DELAY-POWER PERFORMANCE COMPARISON OF MULTIPLIERS IN VLSI CIRCUIT DESIGN , 2010 .
[9] M. B. Srinivas,et al. Area Efficient High Speed Architecture of Bruun's FFT for Software Defined Radio , 2007, IEEE GLOBECOM 2007 - IEEE Global Telecommunications Conference.
[10] Harish M. Kittur,et al. Implementation of Vedic Multiplier for Digital Signal Processing , 2011 .