论文信息 - A 12 GHz/128 frequency divider in 0.25µm CMOS

A 12 GHz/128 frequency divider in 0.25µm CMOS

A 12 GHz divide-by-128 frequency divider has been implemented in a first generation 0.25µm CMOS technology. High-speed divide-by-two flipflops have been developed, that are not only optimised for high frequency operation but also for driving the cascade of flipflops that form the divide-by-128 divider. An operating frequency of 12 GHz is achieved with a power consumption of 60 mW. In divide-by-16 operation mode, the maximum operating frequency is as high as 14 GHz. All measurements are performed without using RF probes nor flip-chip bonding.

Michel Steyaert | B. De Muer

[1] Christer Svensson,et al. New single-clock CMOS latches and flipflops with improved speed and power savings , 1997 .

[2] Furukawa,et al. An 11.8-Ghz 31-mW CMOS Frequency Divider , 1997, Symposium 1997 on VLSI Circuits.

[3] Behzad Razavi,et al. Design of high-speed, low-power frequency dividers and phase-locked loops in deep submicron CMOS , 1995, IEEE J. Solid State Circuits.

[4] H. Greenhouse,et al. Design of Planar Rectangular Microelectronic Inductors , 1974 .