Error Identification and Correction for Memory Application using Majority Logic Decoder and Detector
暂无分享,去创建一个
[1] Pedro Reviriego,et al. Reliability of Single-Error Correction Protected Memories , 2009, IEEE Transactions on Reliability.
[2] M. Y. Hsiao,et al. A class of optimal minimum odd-weight-column SEC-DED codes , 1970 .
[3] H. Puchner,et al. Investigation of multi-bit upsets in a 150 nm technology SRAM device , 2005, IEEE Transactions on Nuclear Science.
[4] Richard W. Hamming,et al. Error detecting and error correcting codes , 1950 .
[5] C.W. Slayman,et al. Cache and memory error detection, correction, and reduction techniques for terrestrial servers and workstations , 2005, IEEE Transactions on Device and Materials Reliability.
[6] S. Simmons,et al. A study on the VLSI implementation of ECC for embedded DRAM , 2003, CCECE 2003 - Canadian Conference on Electrical and Computer Engineering. Toward a Caring and Humane Technology (Cat. No.03CH37436).
[7] R. Baumann. The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction , 2002, Digest. International Electron Devices Meeting,.
[8] Shu Lin,et al. Error control coding : fundamentals and applications , 1983 .
[9] A. DeHon,et al. Nonphotolithographic nanoscale memory density prospects , 2005, IEEE Transactions on Nanotechnology.
[10] E. Weldon. Difference-set cyclic codes , 1966 .
[11] Sugato Basu,et al. Reducing power consumption in memory ECC checkers , 2004 .