A Low Area Pipelined FFT Processor for OFDM-Based Systems

In this paper, a memory-based architecture of FFT processor customized for OFDM-based communication systems is presented. For the finite word length effects consideration of the Decimation In Time (DIT) and Decimation In Frequency (DIF) algorithms, DIF algorithm is selected in our design. Complex multiplication is the main design key in the FFT butterfly transform, a simplification of the complex multiplication is performed by an improved algorithm, and then a pipelined butterfly processing element (BPE) is described accordingly. We also adopt an efficient memory access scheme to achieve considerable power consumption and cost reduction. Finally, a VLSI implementation of radix-2 DIF FFT processor is carried out in a 0.13 µm CMOS technology. The estimated area and power consumption of the proposed FFT processor are 2.96 mm2 and 268 mW respectively. The proposed low area pipelined FFT processor is multimode/multistandard and can be suitably applied in WALN, DVB-T, ADSL and the other OFDM-based multicarrier systems.

[1]  J.A.C. Bingham,et al.  Multicarrier modulation for data transmission: an idea whose time has come , 1990, IEEE Communications Magazine.

[2]  Gin-Der Wu,et al.  Low power pipelined radix-2 FFT processor for speech recognition , 2006, 2006 IEEE/SMC International Conference on System of Systems Engineering.

[3]  Minoru Okada,et al.  Transmission performance analysis of Multi-Carrier Modulation in frequency selective fast Rayleigh fading channel , 1995, Wirel. Pers. Commun..

[4]  Yuping Zhao,et al.  Design and implementation of efficient FFT processor for multicarrier system , 2005, Canadian Conference on Electrical and Computer Engineering, 2005..

[5]  Richard V. Paiement,et al.  Evaluation of single carrier and multi-carrier modulation techniques for digital ATV terrestrial broadcasting , 1994 .

[6]  Chin-Liang Wang,et al.  A new memory-based FFT processor for VDSL transceivers , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[7]  J. Tukey,et al.  An algorithm for the machine calculation of complex Fourier series , 1965 .

[8]  An-Yeu Wu,et al.  VLSI Design of a Variable-Length FFT/IFFT Processor for OFDM-Based Communication Systems , 2003, EURASIP J. Adv. Signal Process..

[9]  Xiaojin Li,et al.  A Low Power and Small Area FFT Processor for OFDM Demodulator , 2007, IEEE Transactions on Consumer Electronics.

[10]  Suhwan Kim,et al.  Power-complexity analysis of pipelined VLSI FFT architectures for low energy wireless communication applications , 1999, 42nd Midwest Symposium on Circuits and Systems (Cat. No.99CH36356).

[11]  A. Delaruelle,et al.  A channel demodulator IC for digital audio broadcasting , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[12]  Lars Wanhammar,et al.  A hardware efficient control of memory addressing for high-performance FFT processors , 2000, IEEE Trans. Signal Process..

[13]  An-Yeu Wu,et al.  Implementation of a programmable 64/spl sim/2048-point FFT/IFFT processor for OFDM-based communication systems , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[14]  R.B. Perlow,et al.  Finite wordlength design for VLSI FFT processors , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).

[15]  Baoying Zhao,et al.  Design of FFT processor with low power complex multiplier for OFDM-based high-speed wireless applications , 2004, IEEE International Symposium on Communications and Information Technology, 2004. ISCIT 2004..