A 4NU-Recoverable and HIS-Insensitive Latch Design for Highly Robust Computing in Harsh Radiation Environments

This paper proposes a 4-node-upset (4NU) recoverable and high-impedance-state (HIS) insensitive latch design, namely QRHIL, for highly robust computing in harsh radiation environments. The latch mainly comprises a 5×5 looped C-element matrix to store values and provide complete 4NU recovery. Owing to the multiple-level error-interception of the 5×5 C-element matrix, the latch can recover from all possible 4NUs; thus, the latch is insensitive to HIS. Simulation results demonstrate the 4NU-recovery of the proposed latch. The results also show that the latch can approximately save 46% D-Q delay and 46% CLK-Q delay owing to the use of a high-speed D-Q path and clock-gating, compared with the state-of-the-art 3NU-recoverable latch (TNURL) that is not 4NU-recoverable.

[1]  Jun Xiao,et al.  Low-cost single event double-upset tolerant latch design , 2018 .

[2]  Jun Furuta,et al.  Soft-Error Tolerance Depending on Supply Voltage by Heavy Ions on Radiation-Hardened Flip Flops in a 65 nm Bulk Process , 2019, 2019 IEEE 13th International Conference on ASIC (ASICON).

[3]  Bei Cao,et al.  Design and Verification of Radiation Hardened Scanning D Flip-Flop , 2020, 2020 IEEE 3rd International Conference on Electronics Technology (ICET).

[4]  Zhili Chen,et al.  Novel Quadruple-Node-Upset-Tolerant Latch Designs With Optimized Overhead for Reliable Computing in Harsh Radiation Environments , 2022, IEEE Transactions on Emerging Topics in Computing.

[5]  Huaguo Liang,et al.  Double-Node-Upset-Resilient Latch Design for Nanoscale CMOS Technology , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Kiamal Z. Pekmestzi,et al.  DIRT latch: A novel low cost double node upset tolerant latch , 2017, Microelectron. Reliab..

[7]  Balaji Narasimham,et al.  Scaling trends and bias dependence of the soft error rate of 16 nm and 7 nm FinFET SRAMs , 2018, 2018 IEEE International Reliability Physics Symposium (IRPS).

[8]  Jie Li,et al.  High Robust and Low Cost Soft Error Hardened Latch Design for Nanoscale CMOS Technology , 2018, 2018 14th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT).

[9]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[10]  Yuanqing Li,et al.  Double Node Upsets Hardened Latch Circuits , 2015, J. Electron. Test..

[11]  Spyros Tragoudas,et al.  Radiation Hardened Latch Designs for Double and Triple Node Upsets , 2017, IEEE Transactions on Emerging Topics in Computing.

[12]  M. Gadlage,et al.  Soft Errors Induced by High-Energy Electrons , 2017, IEEE Transactions on Device and Materials Reliability.

[13]  Kostas Tsoumanis,et al.  Delta DICE: A Double Node Upset resilient latch , 2015, 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS).

[14]  Bulusu Anand,et al.  A Highly Reliable and Energy-Efficient Triple-Node-Upset-Tolerant Latch Design , 2019, IEEE Transactions on Nuclear Science.

[15]  Kazuteru Namba,et al.  Construction of Latch Design with Complete Double Node Upset Tolerant Capability Using C-Element , 2018, 2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT).

[16]  Qiang Zhao,et al.  Radiation-Hardened 14T SRAM Bitcell With Speed and Power Optimized for Space Application , 2019, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  Jinn-Shyan Wang,et al.  A 0.2 V 32-Kb 10T SRAM With 41 nW Standby Power for IoT Applications , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  Kazutoshi Kobayashi,et al.  Radiation-Hardened Flip-Flops With Low-Delay Overhead Using pMOS Pass-Transistors to Suppress SET Pulses in a 65-nm FDSOI Process , 2018, IEEE Transactions on Nuclear Science.

[19]  Yiorgos Tsiatouhas,et al.  Soft error interception latch: double node charge sharing SEU tolerant design , 2015 .

[20]  Kazutoshi Kobayashi,et al.  Process Dependence of Soft Errors Induced by Alpha Particles, Heavy Ions, and High Energy Neutrons on Flip Flops in FDSOI , 2019, IEEE Journal of the Electron Devices Society.

[21]  Fabrizio Lombardi,et al.  Design and Evaluation of Low-Complexity Radiation Hardened CMOS Latch for Double-Node Upset Tolerance , 2020, IEEE Transactions on Circuits and Systems I: Regular Papers.

[22]  Liyi Xiao,et al.  High robust and cost effective double node upset tolerant latch design for nanoscale CMOS technology , 2019 .

[23]  Kohei Miyase,et al.  Design of a Triple-Node-Upset Self-Recoverable Latch for Aerospace Applications in Harsh Radiation Environments , 2020, IEEE Transactions on Aerospace and Electronic Systems.

[24]  Xiaoqing Wen,et al.  Novel Low Cost, Double-and-Triple-Node-Upset-Tolerant Latch Designs for Nano-scale CMOS , 2018, IEEE Transactions on Emerging Topics in Computing.

[25]  Dave Y.-W. Lin,et al.  DAD-FF: Hardening Designs by Delay-Adjustable D-Flip-Flop for Soft-Error-Rate Reduction , 2020, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[26]  Sunil R. Das,et al.  Memristor-Based High-Speed Memory Cell With Stable Successive Read Operation , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.