3D finite element modeling of 3D C2W (chip to wafer) drop test reliability: Optimization of internal architecture and materials

Abstract 3D-WLSiP appears as a way to keep increasing density of microelectronic components. The C2W 3D integration use wafer-level processes to improve throughput. This technology gives a high yield and a good flexibility for the choice of internal architectures and assembling techniques. The reliability of 3D components has to be evaluated on mechanical demonstrator with daisy chain before real production. Modeling has proven to be a very efficient tool for design optimization. In this paper, 3D FEM modeling and submodeling techniques are employed to compare the dynamic response of several 3D C2W components under drop test loading conditions. The impacts of possible errors in thin layers elastic modulus estimation are studied. The behavior of the Face To Face (F2F) and the Back To Face (B2F) design for 3D integration are compared. The effects of TSVs repartition in silicon die and molding resin’s mechanical properties are discussed. The reliability evaluation criterion is chosen as maximum shear plastic strain of critical bump. The results have been used in choosing of the optimal design and materials properties for real production.

[1]  W. Müller,et al.  Nanoindentation: a suitable tool to determine local mechanical properties in microelectronic packages and materials? , 2005 .

[2]  D. F. Moore,et al.  Young's modulus measurement of thin-film materials using micro-cantilevers , 2006 .

[3]  Cédric Le Coq,et al.  Optimization for simulation of WL-CSP subjected to Drop-Test with plasticity behavior , 2010, 2010 11th International Thermal, Mechanical & Multi-Physics Simulation, and Experiments in Microelectronics and Microsystems (EuroSimE).

[4]  B. Beake,et al.  Local and Global Properties of a Lead-Free Solder , 2014, Journal of Electronic Materials.

[5]  Pradeep Lall,et al.  Smeared-Property Models for Shock-Impact Reliability of Area-Array Packages , 2007 .

[6]  Eckhard Quandt,et al.  Determination of elastic modulus of thin films and small specimens using beam bending methods , 1999 .

[7]  Jianjun Wang,et al.  Shell-based simplified electronic package model development and its application for reliability analysis , 2003, Proceedings of the 5th Electronics Packaging Technology Conference (EPTC 2003).

[8]  Zhaowei Zhong,et al.  Advanced Numerical and Experimental Techniques for Analysis of Dynamic Responses and Solder Joint Reliability During Drop Impact , 2006, IEEE Transactions on Components and Packaging Technologies.

[9]  Y. Nemoto,et al.  High-performance vertical interconnection for high-density 3D chip stacking package , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).

[10]  P. Lall,et al.  Solder Joint Reliability in Electronics Under Shock and Vibration Using Explicit Finite-Element Submodeling , 2006, IEEE Transactions on Electronics Packaging Manufacturing.

[11]  D. Hardwick.  The mechanical properties of thin films: A review , 1987 .

[12]  Chin-Li Kao,et al.  Evaluation of board-level reliability of electronic packages under consecutive drops , 2006, Microelectron. Reliab..

[13]  W. Nix,et al.  A microbeam bending method for studying stress–strain relations for metal thin films on silicon substrates , 2004 .

[14]  P. Arunasalam,et al.  Z-axis interconnects using fine pitch, nanoscale through-silicon vias: Process development , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).

[15]  A. Bouchou,et al.  3-D finite elements simulation of drop test reliability on a Chip Scale Package: Focus on the component architecture and materials , 2012, 2012 13th International Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems.

[16]  Lukasz Dowhan,et al.  Application of nanoindentation technique for investigation of elasto-plastic properties of the selected thin film materials , 2013, Microelectron. Reliab..

[17]  Tiao Zhou,et al.  JEDEC board drop test simulation for wafer level packages (WLPs) , 2009, 2009 59th Electronic Components and Technology Conference.

[18]  Willem D. van Driel,et al.  Comparing drop impact test method using strain gauge measurements , 2009, Microelectron. Reliab..