论文信息 - A CMOS differential logic for low-power and high-speed applications

A CMOS differential logic for low-power and high-speed applications

A new logic family called charge-sharing at precharge differential logic (CSPDL) is proposed. CSPDL utilises a charge-sharing scheme during the precharge phase. In order to equally charge the internal nodes to a voltage value lower than V/sub DD/. In this way by recycling the stored charge, the power dissipation during the precharge phase is significantly reduced. Compared to other differential logic families adopting a recycling scheme, CSPDL requires no extra biasing voltages or complicated signaling schemes. Simulations demonstrate a power reduction of 30% and a delay improvement of 57% over the conventional dynamic DCVS logic.

Y. Moisiadis | I. Bouras | A. Arapoyanni

[1] J.L. Huertas,et al. SODS: A New CMOS Differential-Type Structure , 1994, ESSCIRC '94: Twientieth European Solid-State Circuits Conference.

[2] Chung-Yu Wu,et al. Latched CMOS differential logic (LCDL) for complex high-speed VLSI , 1991 .

[3] P. Ng,et al. Performance of CMOS differential circuits , 1996 .

[4] S.-L. Lu,et al. Implementation of iterative networks with CMOS differential logic , 1988 .

[5] G.R. Hellestrand,et al. Half-rail differential logic , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[6] Kaushik Roy,et al. Differential Current Switch Logic: A Low Power DCVS Logic Family , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.

[7] David L. Pulfrey,et al. A comparison of CMOS circuit techniques: differential cascode voltage switch logic versus conventional logic , 1987 .

[8] Kwyro Lee,et al. Charge recycling differential logic (CRDL) for low power application , 1996 .

[9] Wonchan Kim,et al. Current sensing differential logic: a CMOS logic for high reliability and flexibility , 1999 .

[10] C. H. Lau. Self: a self-timed systems design technique , 1987 .

[11] B. Hoefflinger,et al. Sample-set differential logic (SSDL) for complex high-speed VLSI , 1986 .

[12] L. Heller,et al. Cascode voltage switch logic: A differential CMOS logic family , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.