Hardware-Assisted Simulation and Evaluation of IP Cores