Advanced RF/baseband interconnect schemes for inter- and intra-ULSI communications

Future inter- and intra-ULSI interconnect systems demand extremely high data rates (up to 100 Gbps/pin or 20-Tbps aggregate) as well as bidirectional multiI/O concurrent service, re-configurable computing/processing architecture, and total compatibility with mainstream silicon system-on-chip and system-in-package technologies. In this paper, we review recent advances in interconnect schemes that promise to meet all of the above system requirements. Unlike traditional wired interconnects based solely on time-division multiple access for data transmission, these new interconnect schemes facilitate the use of additional multiple access techniques including code-division multiple access and frequency-division multiple access to greatly increase bandwidth and channel concurrency as well as to reduce channel latency. The physical transmission line is no longer limited to a direct-coupled metal wire. Rather, it can be accomplished via either wired or wireless mediums through capacitor couplers that reduce the baseband noise and dc power consumption while simplifying the fabrication process by eliminating vertical metal studs needed in three-dimensional ICs. These new advances in interconnect schemes would fundamentally alter the paradigm of ULSI data communications and enable the design of next-generation computing/processing systems.

[1]  Hyunchol Shin,et al.  RF-interconnect for future inter- and intra-ULSI communications , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[2]  Vwani P. Roychowdhury,et al.  RF/wireless interconnect for inter- and intra-chip communications , 2001, Proc. IEEE.

[3]  Jongsun Kim,et al.  A 2-Gb/s/pin source synchronous CDMA bus interface with simultaneous multi-chip access and reconfigurable I/O capability , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[4]  Zhiwei Xu,et al.  Three-dimensional circuit integration based on self-synchronized RF-interconnect using capacitive coupling , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[5]  Mau-Chung Frank Chang,et al.  Reconfigurable interconnect for next generation systems , 2002, SLIP '02.

[6]  W. Weber,et al.  Modeling the impact of 3-D-technology on the performance of the memory hierarchy of RISC systems , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[7]  A. Rahman,et al.  Comparison of key performance metrics in two- and three-dimensional integrated circuits , 2000, Proceedings of the IEEE 2000 International Interconnect Technology Conference (Cat. No.00EX407).

[8]  Krishna C. Saraswat,et al.  Effect of scaling of interconnections on the time delay of VLSI circuits , 1982 .

[9]  I. Verbauwhede,et al.  CT-bus: a heterogeneous CDMA/TDMA bus for future SOC , 2004, Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers, 2004..

[10]  Zhiwei Xu,et al.  Reconfigurable memory bus systems using multi-Gbps/pin CDMA I/O transceivers , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[11]  William J. Bowhill,et al.  Design of High-Performance Microprocessor Circuits , 2001 .

[12]  Zhiwei Xu,et al.  RF-interconnect for multi-Gb/s digital interface based on 10 GHz RF-modulation in 0.18 /spl mu/m CMOS , 2002, 2002 IEEE MTT-S International Microwave Symposium Digest (Cat. No.02CH37278).

[13]  Asad A. Abidi,et al.  NMOS IC's for clock and data regeneration in gigabit-per-second optical-fiber receivers , 1992 .

[14]  Kaustav Banerjee,et al.  Interconnect limits on gigascale integration (GSI) in the 21st century , 2001, Proc. IEEE.

[15]  T. Lee,et al.  A 0.3-/spl mu/m CMOS 8-Gb/s 4-PAM serial link transceiver , 2000, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[16]  Paul R. Gray,et al.  A monolithic 480 Mb/s parallel AGC/decision/clock-recovery circuit in 1.2 mu m CMOS , 1993 .

[17]  R. Mooney,et al.  8Gb/s differential simultaneous bidirectional link with 4mV 9ps waveform capture diagnostic capability , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[18]  M. T. Bohr,et al.  Technology for advanced high-performance microprocessors , 1998 .

[19]  M. Tutt,et al.  Determining the inductance of a through-substrate via using multiple on-wafer test approaches , 2001, ICMTS 2001. Proceedings of the 2001 International Conference on Microelectronic Test Structures (Cat. No.01CH37153).

[20]  G. Mourou,et al.  Terahertz attenuation and dispersion characteristics of coplanar transmission lines , 1991 .

[21]  D.A. Johns,et al.  A CMOS 10-gb/s power-efficient 4-PAM transmitter , 2004, IEEE Journal of Solid-State Circuits.

[22]  I-Hsin Wang,et al.  High performance automatic gain control circuit using a S/H peak-detector for ASK receiver , 2002, 9th International Conference on Electronics, Circuits and Systems.

[23]  Zhiwei Xu,et al.  A 2.7 Gb/s CDMA-interconnect transceiver chip set with multi-level signal data recovery for re-configurable VLSI systems , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[24]  V. Stojanovic,et al.  Equalization and clock recovery for a 2.5-10Gb/s 2-PAM/4-PAM backplane transceiver cell , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..