Scheduling Issues in the Co-Synthesis of Reactive Real-Time Systems
暂无分享,去创建一个
[1] Gaetano Borriello,et al. Synthesis of the hardware/software interface in microcontroller-based systems , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.
[2] Donald E. Thomas,et al. The Verilog® Hardware Description Language , 1990 .
[3] Frédéric Boussinot,et al. The ESTEREL language , 1991, Proc. IEEE.
[4] Frank Thomson Leighton,et al. Graph bisection algorithms with good average case behavior , 1984, Comb..
[5] Giovanni De Micheli,et al. Relative scheduling under timing constraints: algorithms for high-level synthesis of digital circuits , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] David Harel,et al. Statecharts: A Visual Formalism for Complex Systems , 1987, Sci. Comput. Program..
[7] Gaetano Borriello,et al. Software Scheduling in the Co-Synthesis of Reactive Real-Time Systems , 1994, 31st Design Automation Conference.
[8] Richard Gerber,et al. Semantics-based compiler transformations for enhanced schedulability , 1993, 1993 Proceedings Real-Time Systems Symposium.
[9] Brian W. Kernighan,et al. An efficient heuristic procedure for partitioning graphs , 1970, Bell Syst. Tech. J..
[10] Randy H. Katz,et al. A new interface specification methodology and its application to transducer synthesis , 1988 .