Wired: Wire-Aware Circuit Design
暂无分享,去创建一个
[1] Mary Sheeran. UpsilonFP : An algebraic VLSI design language , 1983 .
[2] Thomas A. DeMassa,et al. Digital Integrated Circuits , 1985, 1985 IEEE GaAs IC Symposium Technical Digest.
[3] Bishop Brock,et al. The DUAL-EVAL Hardware Description Language and Its Use in the Formal Specification and Verification of the FM9001 Microprocessor , 1997, Formal Methods Syst. Des..
[4] M.D. Ercegovac,et al. Effect of wire delay on the design of prefix adders in deep-submicron technology , 2000, Conference Record of the Thirty-Fourth Asilomar Conference on Signals, Systems and Computers (Cat. No.00CH37154).
[5] Greg Spirakis. Opportunities and challenges in building silicon products in 65nm and beyond , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.
[6] Mary Sheeran. Generating Fast Multipliers Using Clever Circuits , 2004, FMCAD.
[7] Mary Sheeran,et al. muFP, a language for VLSI design , 1984, LFP '84.
[8] H. T. Kung,et al. A Regular Layout for Parallel Adders , 1982, IEEE Transactions on Computers.
[9] Jack Sklansky,et al. Conditional-Sum Addition Logic , 1960, IRE Trans. Electron. Comput..
[10] Bernd Becker,et al. Hierarchical Design Based on a Calculus of Nets , 1987, 24th ACM/IEEE Design Automation Conference.
[11] Mary Sheeran,et al. The Design and Verification of a Sorter Core , 2001, CHARME.
[12] George J. Milne,et al. Correct Hardware Design and Verification Methods , 2003, Lecture Notes in Computer Science.