A Low-Cost Reliability vs. Cost Trade-Off Methodology to Selectively Harden Logic Circuits

[1]  Arnaud Virazel,et al.  Design space exploration and optimization of a Hybrid Fault-Tolerant Architecture , 2015, 2015 IEEE 21st International On-Line Testing Symposium (IOLTS).

[2]  Arnaud Virazel,et al.  An effective hybrid fault-tolerant architecture for pipelined cores , 2015, 2015 20th IEEE European Test Symposium (ETS).

[3]  Jean-Marc Daveau,et al.  Partial triplication of a SPARC-V8 microprocessor using fault injection , 2015, 2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS).

[4]  Zhao Xinyuan,et al.  Single event transient pulse width measurement of 65-nm bulk CMOS circuits , 2015 .

[5]  Krzysztof Iniewski,et al.  Advanced Circuits for Emerging Technologies , 2012 .

[6]  Arnaud Virazel,et al.  A pseudo-dynamic comparator for error detection in fault tolerant architectures , 2012, 2012 IEEE 30th VLSI Test Symposium (VTS).

[7]  Samuel Nascimento Pagliarini,et al.  Selective hardening methodology for combinational logic , 2012, 2012 13th Latin American Test Workshop (LATW).

[8]  John P. Hayes,et al.  Selective Hardening: Toward Cost-Effective Error Tolerance , 2011, IEEE Design & Test of Computers.

[9]  Mehdi Baradaran Tahoori,et al.  Soft error rate estimation of digital circuits in the presence of Multiple Event Transients (METs) , 2011, 2011 Design, Automation & Test in Europe.

[10]  Michail Maniatakos,et al.  Workload-driven selective hardening of control state elements in modern microprocessors , 2010, 2010 28th VLSI Test Symposium (VTS).

[11]  Denis Teixeira Franco,et al.  Reliability analysis of logic circuits based on signal probability , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.

[12]  Bernd Becker,et al.  Selective Hardening in Early Design Steps , 2008, 2008 13th European Test Symposium.

[13]  Sudhakar M. Reddy,et al.  Scalable Calculation of Logical Masking Effects for Selective Hardening Against Soft Errors , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.

[14]  B. Narasimham,et al.  Characterization of Digital Single Event Transient Pulse-Widths in 130-nm and 90-nm CMOS Technologies , 2007, IEEE Transactions on Nuclear Science.

[15]  H. Asadi,et al.  Soft Error Derating Computation in Sequential Circuits , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[16]  Nur A. Touba,et al.  Cost-effective approach for reducing soft error failure rate in logic circuits , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[17]  Lorenzo Alvisi,et al.  Modeling the effect of technology trends on the soft error rate of combinational logic , 2002, Proceedings International Conference on Dependable Systems and Networks.

[18]  A. Singh,et al.  Fault-tolerant systems , 1990, Computer.