Manifestation of Precharge Faults in High Speed DRAM Devices

High speed DRAMs today suffer from an increased sensitivity to interference and noise problems. Signal integrity issues, caused by bit line and word line coupling, result in their own set of faults, and increase the complexity of already known faults. This paper describes the influence of bit line coupling on precharge faults, where the memory is rendered unable to set the proper precharge voltages at the end of each operation, which causes the memory to fail in subsequent read operations. This kind of bit line coupling effect on precharge behavior has been observed in high speed DRAMs at Qimonda. This paper gives a detailed analysis of the problem, and suggests effective tests to detect it. The paper also describes the results of an industrial test evaluation on actual DRAMs chips, performed to validate the effectiveness of the proposed tests.

[1]  Y. Konishi,et al.  Analysis of coupling noise between adjacent bit lines in megabit DRAMs , 1989 .

[2]  Zaid Al-Ars,et al.  Bitline-Coupled Precharge Faults and Their Detection in Memory Devices , 2006 .

[3]  NaikSamir,et al.  Failure Analysis of High-Density CMOS SRAMs , 1993 .

[4]  Said Hamdioui,et al.  Influence of Bit-Line Coupling and Twisting on the Faulty Behavior of DRAMs , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Arnaud Virazel,et al.  Resistive-open defect influence in SRAM pre-charge circuits: analysis and characterization , 2005, European Test Symposium (ETS'05).

[6]  Arnaud Virazel,et al.  March Pre: an Efficient Test for Resistive-Open Defects in the SRAM Pre-charge Circuit , 2006, 2006 IEEE Design and Diagnostics of Electronic Circuits and systems.

[7]  Zaid Al-Ars.  DRAM fault analysis and test generation , 2005 .

[8]  Betty Prince.  Application specific DRAMs Today , 2003, Records of the 2003 International Workshop on Memory Technology, Design and Testing.

[9]  Wojciech Maly,et al.  Failure analysis of high-density CMOS SRAMs: using realistic defect modeling and I/sub DDQ/ testing , 1993, IEEE Design & Test of Computers.

[10]  Bruce F. Cockburn,et al.  An investigation into crosstalk noise in DRAM structures , 2002, Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002).