Chip-Level Simultaneous Switching Current Measurement in Power Distribution Network Using Magnetically Coupled Embedded Current Probing Structure

A simultaneous switching current (SSC) drawn by an integrated circuit (IC) creates simultaneous switching noise on power nets, which in turn causes jitters in the I/O signals and reduces the maximum clock frequency. For a thorough analysis of high-speed ICs, there is a dire need to measure currents at specific power pins of the ICs. In this paper, a novel magnetically coupled embedded current probing structure is proposed for measuring the SSC on the chip level resulting from the logical activity of the I/O buffers. SSCs are found by capturing the magnetic flux induced by the SSC of interest, with the proposed embedded current probing structure using magnetic coupling, and then reconstructing the original current waveform using the transfer impedance profile. Through a series of measurements with test vehicles fabricated on the chip level, we experimentally verified the proposed probing structures in the time and frequency domains and proved that they can effectively measure the SSC. Finally, future directions for improvements are discussed at the end of this paper.

[1]  Madhavan Swaminathan,et al.  Modeling of irregular shaped power distribution planes using transmission matrix method , 2001 .

[2]  B. Razavi,et al.  Stacked inductors and transformers in CMOS technology , 2001, IEEE J. Solid State Circuits.

[3]  Rao Tummala,et al.  Simultaneous switching noise suppression for high speed systems using embedded decoupling , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).

[4]  Tzong-Lin Wu,et al.  Analysis of radiation caused by SSN and transmission line by combining the equivalent circuits of active IC into FDTD , 2004, 2004 International Symposium on Electromagnetic Compatibility (IEEE Cat. No.04CH37559).

[5]  Hyungsoo Kim,et al.  Modeling and simulation of IC and package power/ground network , 2006, 2006 IEEE International Symposium on Electromagnetic Compatibility, 2006. EMC 2006..

[6]  M. Swaminathan,et al.  Correlation of PDN impedance with jitter and voltage margin for high speed channels , 2008, 2008 IEEE-EPEP Electrical Performance of Electronic Packaging.

[7]  Jeonghyeon Cho,et al.  An adaptive on-chip ESR controller scheme in power distribution network for simultaneous switching noise reduction , 2008, 2008 IEEE-EPEP Electrical Performance of Electronic Packaging.

[8]  Kenji Araki,et al.  Improved target impedance and IC transient current measurement for power distribution network design , 2010, 2010 IEEE International Symposium on Electromagnetic Compatibility.

[9]  Jun Fan,et al.  Modeling of noise coupling inside multilayer printed circuit boards using cavity model and segmentation technique , 2010, 2010 Asia-Pacific International Symposium on Electromagnetic Compatibility.

[10]  Toshio Sudo,et al.  Power supply noise evaluation with on-chip noise monitoring for various decoupling schemes of SiP , 2010, 2010 IEEE Electrical Design of Advanced Package & Systems Symposium.

[11]  Jiseong Kim,et al.  Embedded toroidal magnetic coupling probe in multi-layer PCBs for current measurement , 2012, 2012 IEEE 21st Conference on Electrical Performance of Electronic Packaging and Systems.

[12]  Joungho Kim,et al.  Design and characterization of magnetically coupled on-chip current probe for monitoring switching current in chip I/O PDN , 2012, 2012 IEEE Electrical Design of Advanced Packaging and Systems Symposium (EDAPS).

[13]  Ji Zhang,et al.  A Current Probe for Measuring the Individual Ball Current in a Ball–Grid–Array Packaged Device , 2013, IEEE Transactions on Instrumentation and Measurement.

[14]  Kenji Araki,et al.  Improved Target Impedance for Power Distribution Network Design With Power Traces Based on Rigorous Transient Analysis in a Handheld Device , 2013, IEEE Transactions on Components, Packaging and Manufacturing Technology.