Stacked Lateral Gate-All-Around Metal–Oxide–Semiconductor Field-Effect Transistors and Their Three-Dimensional Integrated Circuits

[1]  A. Young,et al.  Vertical-Transport Nanosheet Technology for CMOS Scaling beyond Lateral-Transport Devices , 2021, 2021 IEEE International Electron Devices Meeting (IEDM).

[2]  A. Chou,et al.  Gate-Last I/O Transistors based on Stacked Gate-All-Around Nanosheet Architecture for Advanced Logic Technologies , 2021, International Electron Devices Meeting.

[3]  D. Chanemougame,et al.  CFET Design Options, Challenges, and Opportunities for 3D Integration , 2021, 2021 IEEE International Electron Devices Meeting (IEDM).

[4]  N. Horiguchi,et al.  Dipole-First Gate Stack as a Scalable and Thermal Budget Flexible Multi-Vt Solution for Nanosheet/CFET Devices , 2021, International Electron Devices Meeting.

[5]  T. Endoh,et al.  Ultimate vertical gate-all-around metal–oxide–semiconductor field-effect transistor and its three-dimensional integrated circuits , 2021 .

[6]  S. Ye.  Magnetoelectric Switching Energy of Antiferromagnetic Cr2O3 Used for Spintronic Logic Devices and Memory , 2021, physica status solidi (RRL) – Rapid Research Letters.

[7]  C. Liu,et al.  First Highly Stacked Ge0.95Si0.05 nGAAFETs with Record ION = 110 μA (4100 μA/μm) at VOV=VDS=0.5V and High Gm,max = 340 μS (13000 μS/μm) at VDS=0.5V by Wet Etching , 2021, Symposium on VLSI Technology.

[8]  T. Endoh,et al.  Precise fabrication of uniform sub-10-nm-diameter cylindrical silicon nanopillars via oxidation control , 2021 .

[9]  T. Endoh,et al.  Oxidation of Silicon Nanopillars , 2021 .

[10]  J. Kavalieros,et al.  Gate-All-Around Strained Si0.4Ge0.6 Nanosheet PMOS on Strain Relaxed Buffer for High Performance Low Power Logic Application , 2020, 2020 IEEE International Electron Devices Meeting (IEDM).

[11]  B. Haran,et al.  Stacked Gate-All-Around Nanosheet pFET with Highly Compressive Strained Si1-xGex Channel , 2020, 2020 IEEE International Electron Devices Meeting (IEDM).

[12]  M. Sahashi,et al.  Parasitic Magnetism in Magnetoelectric Antiferromagnet. , 2020, ACS applied materials & interfaces.

[13]  G. Ghibaudo,et al.  Effects of Contact Potential and Sidewall Surface Plane on the Performance of GaN Vertical Nanowire MOSFETs for Low-Voltage Operation , 2020, IEEE Transactions on Electron Devices.

[14]  Byung-Gook Park,et al.  Design and Optimization of Triple-k Spacer Structure in Two-Stack Nanosheet FET From OFF-State Leakage Perspective , 2020, IEEE Transactions on Electron Devices.

[15]  J. Hartmann,et al.  Vertical Ge Gate-All-Around Nanowire pMOSFETs With a Diameter Down to 20 nm , 2020, IEEE Electron Device Letters.

[16]  T. Endoh,et al.  Low-density oxide grown thermally on sidewall of Si nanopillars , 2020 .

[17]  T. Endoh,et al.  Variance Reduction during the Fabrication of Sub-20 nm Si Cylindrical Nanopillars for Vertical Gate-All-Around Metal-Oxide-Semiconductor Field-Effect Transistors , 2019, ACS omega.

[18]  Robert Chau,et al.  Process and Packaging Innovations for Moore’s Law Continuation and Beyond , 2019, 2019 IEEE International Electron Devices Meeting (IEDM).

[19]  G. Dewey,et al.  300mm Heterogeneous 3D Integration of Record Performance Layer Transfer Germanium PMOS with Silicon NMOS for Low Power High Performance Logic Applications , 2019, 2019 IEEE International Electron Devices Meeting (IEDM).

[20]  C. Liu,et al.  First Vertically Stacked Tensily Strained Ge0.98Si0.02 nGAAFETs with No Parasitic Channel and LG = 40 nm Featuring Record ION = 48 μA at VOV=VDS=0.5V and Record Gm,max(μS/μm)/SSSAT(mV/dec) = 8.3 at VDS=0.5V , 2019, 2019 IEEE International Electron Devices Meeting (IEDM).

[21]  A. Elsherbini,et al.  Heterogeneous Integration Using Omni-Directional Interconnect Packaging , 2019, 2019 IEEE International Electron Devices Meeting (IEDM).

[22]  Kun-Ming Chen,et al.  Monolithic 3D SRAM-CIM Macro Fabricated with BEOL Gate-All-Around MOSFETs , 2019, 2019 IEEE International Electron Devices Meeting (IEDM).

[23]  T. Endoh,et al.  Oxidation-induced stress in Si nanopillars , 2019, Journal of Materials Science.

[24]  D. Mocuta,et al.  12-EUV Layer Surrounding Gate Transistor (SGT) for Vertical 6-T SRAM: 5-nm-class Technology for Ultra-Density Logic Devices , 2019, 2019 Symposium on VLSI Technology.

[25]  T. Endoh,et al.  Edge effect in the oxidation of three-dimensional nano-structured silicon , 2019, Materials Science in Semiconductor Processing.

[26]  Masahiro Aoyagi,et al.  Cool Interconnect: A 1024-bit Wide Bus for Chip-to-Chip Communications in 3-D Integrated Circuits , 2019, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[27]  Yung-Chun Wu,et al.  Fabrication and Characterization of Stacked Poly-Si Nanosheet With Gate-All-Around and Multi-Gate Junctionless Field Effect Transistors , 2019, IEEE Journal of the Electron Devices Society.

[28]  S. Jung,et al.  3nm GAA Technology featuring Multi-Bridge-Channel FET for Low Power and High Performance Applications , 2018, 2018 IEEE International Electron Devices Meeting (IEDM).

[29]  J. Svensson,et al.  Balanced Drive Currents in 10–20 nm Diameter Nanowire All-III-V CMOS on Si , 2018, 2018 IEEE International Electron Devices Meeting (IEDM).

[30]  A. Afzalian,et al.  Ge CMOS gate stack and contact development for Vertically Stacked Lateral Nanowire FETs , 2018, 2018 IEEE International Electron Devices Meeting (IEDM).

[31]  G. Bouche,et al.  The Complementary FET (CFET) for CMOS scaling beyond N3 , 2018, 2018 IEEE Symposium on VLSI Technology.

[32]  J. Ryckaert,et al.  Stacked nanosheet fork architecture for SRAM design and device co-optimization toward 3nm , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).

[33]  J. D. del Alamo,et al.  Sub-10 nm diameter InGaAs vertical nanowire MOSFETs , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).

[34]  L. Witters,et al.  Strained Germanium Gate-All-Around pMOS Device Demonstration Using Selective Wire Release Etch Prior to Replacement Metal Gate Deposition , 2017, IEEE Transactions on Electron Devices.

[35]  D. Corliss,et al.  Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET , 2017, 2017 Symposium on VLSI Technology.

[36]  O. Rozeau,et al.  Vertically stacked-NanoWires MOSFETs in a replacement metal gate process with inner spacer and SiGe source/drain , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[37]  B. Parvais,et al.  Junctionless gate-all-around lateral and vertical nanowire FETs with simplified processing for advanced logic and analog/RF applications and scaled SRAM cells , 2016, 2016 IEEE Symposium on VLSI Technology.

[38]  H. Bender,et al.  Top-down InGaAs nanowire and fin vertical FETs with record performance , 2016, 2016 IEEE Symposium on VLSI Technology.

[39]  Y. Yeo,et al.  InAs nanowire GAA n-MOSFETs with 12–15 nm diameter , 2016, 2016 IEEE Symposium on VLSI Technology.

[40]  Shoji Ikeda,et al.  An Overview of Nonvolatile Emerging Memories— Spintronics for Working Memories , 2016, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[41]  F. Bien,et al.  Optimal inverter logic gate using 10-nm double gate-all-around (DGAA) transistor with asymmetric channel width , 2016 .

[42]  Wei D. Lu,et al.  Vertical Ge/Si Core/Shell Nanowire Junctionless Transistor. , 2016, Nano letters.

[43]  H. Mertens,et al.  Vertically stacked gate-all-around Si nanowire CMOS transistors with dual work function metal gates , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[44]  Jin-Woo Han,et al.  Effect of source and drain asymmetry on hot carrier degradation in vertical nanowire MOSFETs , 2015, Microelectron. Reliab..

[45]  Koji Fujimoto,et al.  Review of wafer-level three-dimensional integration (3DI) using bumpless interconnects for tera-scale generation , 2015, IEICE Electron. Express.

[46]  L. Register,et al.  High-Performance Vertical Gate-All-Around Silicon Nanowire FET With High- $\kappa $ /Metal Gate , 2014, IEEE Transactions on Electron Devices.

[47]  G. Larrieu,et al.  Vertical nanowire array-based field effect transistors for ultimate scaling. , 2013, Nanoscale.

[48]  H. Iwai,et al.  Electrical characteristics of asymmetrical silicon nanowire field-effect transistors , 2011 .

[49]  N. Singh,et al.  Realization of Ni Fully Silicided Gate on Vertical Silicon Nanowire MOSFETs for Adjusting Threshold Voltage $({V}_{T})$ , 2011, IEEE Electron Device Letters.

[50]  Kang-Wook Lee,et al.  Three-Dimensional Hybrid Integration Technology of CMOS, MEMS, and Photonics Circuits for Optoelectronic Heterogeneous Integrated Systems , 2011, IEEE Transactions on Electron Devices.

[51]  Chi-Woo Lee,et al.  Nanowire transistors without junctions. , 2010, Nature nanotechnology.

[52]  M. Chan,et al.  Vertically Stacked Silicon Nanowire Transistors Fabricated by Inductive Plasma Etching and Stress-Limited Oxidation , 2009, IEEE Electron Device Letters.

[53]  V. Pott,et al.  Fabrication and Characterization of Gate-All-Around Silicon Nanowires on Bulk Silicon , 2008, IEEE Transactions on Nanotechnology.

[54]  T. Skotnicki,et al.  High-Performance High-$K$/Metal Planar Self-Aligned Gate-All-Around CMOS Devices , 2008, IEEE Transactions on Nanotechnology.

[55]  B. Yang,et al.  Vertical Silicon-Nanowire Formation and Gate-All-Around MOSFET , 2008, IEEE Electron Device Letters.

[56]  O. Faynot,et al.  3D nanowire gate-all-around transistors: Specific integration and electrical features , 2008 .

[57]  Y. Iwata,et al.  Optimal Integration and Characteristics of Vertical Array Devices for Ultra-High Density, Bit-Cost Scalable Flash Memory , 2007, 2007 IEEE International Electron Devices Meeting.

[58]  Ru Huang,et al.  New Self-Aligned Silicon Nanowire Transistors on Bulk Substrate Fabricated by Epi-Free Compatible CMOS Technology: Process Integration, Experimental Characterization of Carrier Transport and Low Frequency noise , 2007, 2007 IEEE International Electron Devices Meeting.

[59]  Y. Iwata,et al.  Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory , 2007, 2007 IEEE Symposium on VLSI Technology.

[60]  Dong Woo Kim,et al.  Vertical cell array using TCAT(Terabit Cell Array Transistor) technology for ultra high density NAND flash memory , 2006, 2009 Symposium on VLSI Technology.

[61]  Peidong Yang,et al.  Silicon Vertically Integrated Nanowire Field Effect Transistors , 2006 .

[62]  Walter Riess,et al.  Realization of a silicon nanowire vertical surround-gate field-effect transistor. , 2006, Small.

[63]  B. Ryu,et al.  High performance 5nm radius Twin Silicon Nanowire MOSFET (TSNWFET) : fabrication on bulk si wafer, characteristics, and reliability , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[64]  Tetsuo Endoh,et al.  An Accurate Model of Fully-Depleted Surrounding Gate Transistor (FD-SGT) , 1997 .

[65]  J. Plummer,et al.  Vertical, fully-depleted, surrounding gate MOSFETs on sub-0.1 /spl mu/m thick silicon pillars , 1996, 1996 54th Annual Device Research Conference Digest.

[66]  Fumio Horiguchi,et al.  High performance CMOS surrounding gate transistor (SGT) for ultra high density LSIs , 1988, Technical Digest., International Electron Devices Meeting.