论文信息 - Modeling of grain size variation effects in polycrystalline thin film transistors

Modeling of grain size variation effects in polycrystalline thin film transistors

A strategy is presented for modeling of performance variation in polycrystalline thin film transistors (TFTs) due to grain size variation. A Poisson area scatter is used to model the number of grains in a TFT, which is converted to grain size and substituted into physically based models for threshold and mobility. An increase in device variation is predicted as the device and grain sizes converge through scaling or process changes. Comparison of the model with measurements of NMOS TFTs results in reasonable agreement.

K. Saraswat | K.C. Saraswat | A.W. Wang | A.W. Wang

[1] G. Taylor. Subthreshold conduction in MOSFET's , 1978, IEEE Transactions on Electron Devices.

[2] P. Carey,et al. Low-temperature single-crystal Si TFTs fabricated on Si films processed via sequential lateral solidification , 1998, IEEE Electron Device Letters.

[3] G. A. Armstrong,et al. Modeling of laser-annealed polysilicon TFT characteristics , 1997, IEEE Electron Device Letters.

[4] T. Sigmon,et al. Self-aligned aluminum top-gate polysilicon thin-film transistors fabricated using laser recrystallization and gas-immersion laser doping , 1997, IEEE Electron Device Letters.

[5] Dimitrios H. Tassis,et al. On the threshold voltage and channel conductance of polycrystalline silicon thin‐film transistors , 1996 .

[6] Seung-Ki Joo,et al. Low temperature poly-Si thin-film transistor fabrication by metal-induced lateral crystallization , 1996 .

[7] Subramanian,et al. A Novel Technique For 3-d Integration: Ge-seeded Laterally Crystallized TFTs , 1997, 1997 Symposium on VLSI Technology.