Test and Measurement of Analog and RF Cores in Mixed-Signal SoC Environment

This paper describes the test and measurement of high-frequency analog/RF cores in a mixed-signal system-on-chip (SoC) environment using an embedded tester core. A new test methodology has been developed in which high-frequency tests are performed on-chip, but the control and test results are transmitted over the lower bandwidth connectivity associated with the SoC I/O terminals. A low-frequency analog signal is used to modulate a high-frequency squarewave and the resulting waveform is applied to a high-frequency circuit-under-test (CUT) as a test stimulus. The CUT's response is sampled using a coherent subsampling technique and the captured samples are transmitted at low-speeds off-chip from the SoC. A coupled phase-locked-loop and delay- locked-loop structure is employed to generate test waveforms in the 2.7-GHz range and to support high-resolution sampling with a sampling resolution of less than 10 ps. Simulation results using a reference low noise amplifier as a CUT shows the effectiveness of the proposed test method. The tester core has been sent for fabrication in CMOS 0.18-mum technology with a target area of 1 mm2.

[1]  Abhijit Chatterjee,et al.  A signature test framework for rapid production testing of RF circuits , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[2]  Krishnendu Chakrabarty,et al.  Test infrastructure design for mixed-signal SOCs with wrapped analog cores , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Stephen K. Sunter.  Testing high frequency adcs and dacs with a low frequency analog bus , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[4]  Aubin Roy,et al.  On-chip digital jitter measurement, from megahertz to gigahertz , 2004, IEEE Design & Test of Computers.

[5]  Gordon W. Roberts,et al.  An Introduction to Mixed-Signal IC Test and Measurement , 2000 .

[6]  S. Runyon.  Testing big chips becomes an internal affair , 1999 .

[7]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .

[8]  Jing Li,et al.  RF Testing on a Mixed Signal Tester , 2004, 2004 International Conferce on Test.

[9]  C. Svensson,et al.  Time resolution of NMOS sampling switches used on low-swing signals , 1998 .

[10]  Sule Ozev,et al.  Wafer-level RF test and DfT for VCO modulating transceiver architectures , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..

[11]  W. Guggenbuhl,et al.  Dummy transistor compensation of analog MOS switches , 1989 .

[12]  Tao Zhang,et al.  A translinear RMS detector for embedded test of RF ICs , 2005, IEEE Transactions on Instrumentation and Measurement.

[13]  Karim Arabi,et al.  Testing analog and mixed-signal integrated circuits using oscillation-test method , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Gordon W. Roberts,et al.  A BIST scheme for a SNR, gain tracking, and frequency response test of a sigma-delta ADC , 1995 .

[15]  Yu Zheng,et al.  On-chip oscilloscopes for noninvasive time-domain measurement of waveforms in digital integrated circuits , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[16]  F. Jonsson,et al.  RF detector for on-chip amplitude measurements , 2004 .

[17]  William R. Eisenstadt,et al.  Embedded loopback test for RF ICs , 2005, IEEE Transactions on Instrumentation and Measurement.

[18]  Gordon W. Roberts.  Improving the testability of mixed-signal integrated circuits , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[19]  Soo-In Cho,et al.  A low-jitter mixed-mode DLL for high-speed DRAM applications , 2000, IEEE Journal of Solid-State Circuits.

[20]  Gordon W. Roberts,et al.  A high speed and area efficient on-chip analog waveform extractor , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[21]  Behzad Razavi,et al.  RF Microelectronics , 1997 .

[22]  Bruce C. Kim,et al.  A new design for built-in self-test of 5GHz low noise amplifiers , 2004, IEEE International SOC Conference, 2004. Proceedings..

[23]  Gordon W. Roberts,et al.  A 4-GHz effective sample rate integrated test core for analog and mixed-signal circuits , 2002, IEEE J. Solid State Circuits.