ASMD with duty cycle correction scheme for high-speed DRAM

An analogue synchronous mirror delay with duty cycle-correction scheme (ASMDCC), to improve the data transmission performance between DRAM and system, is proposed. The ASMDCC achieves duty cycle correction and clock synchronisation at once within two clock cycles, by using a half value current source. The simulation results show the duty cycle of the internal clock is stabilised with less than /spl plusmn/100 ps deviation from 50% for the wide duty cycle range.

[1]  Dong Myeong Kim,et al.  Wide range single-way-pumping synchronous mirror delay , 2000 .

[2]  T. Matano,et al.  A 2.5 ns clock access 250 MHz 256 Mb SDRAM with a synchronous mirror delay , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[3]  Wonchan Kim,et al.  An analog synchronous mirror delay for high-speed DRAM application , 1999 .