An Automated Test Equipment for Characterization of Emerging MRAM and RRAM Arrays

In this paper it is presented a test equipment for the characterization of two different emerging memory technologies like the Thermally Assisted Switching-Magnetic Random Access Memory (TAS-MRAM) and the Resistive Random Access Memory (RRAM). The instrument is developed to allow a fast characterization of test array structures and can be potentially adapted for any other non-volatile memory generation. The hardware architecture is based on a PCI S5933 chipset being the local bus interface of a x86-PC that communicates with the units of the system like 14 bits/100 MHz arbitrary waveform generators and 12 bits/70 MHz programmable measurement units. A user-friendly software interface developed in LabVIEW has been implemented to allow large flexibility in changing the test parameters and a fast analysis of the test results. The instrument performance has been evaluated performing the typical non-volatile memory tests such as endurance and disturbs characterizations, running test flows up to 320 hours for MRAM devices and up to 6,137 hours for RRAM devices.

[1]  Cristian Zambelli,et al.  Automated characterization of TAS-MRAM test arrays , 2015, 2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS).

[2]  P. Olivo,et al.  Relationship among Current Fluctuations during Forming, Cell-To-Cell Variability and Reliability in RRAM Arrays , 2015, 2015 IEEE International Memory Workshop (IMW).

[3]  P. Freitas,et al.  Tunneling hot spots and heating in magnetic tunnel junctions , 2004 .

[4]  Arnaud Virazel,et al.  A Complete Resistive-Open Defect Analysis for Thermally Assisted Switching MRAMs , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  P. Brown,et al.  Demonstrated reliability of 4-mb MRAM , 2004, IEEE Transactions on Device and Materials Reliability.

[6]  Piero Olivo,et al.  Reliability and cell-to-cell variability of TAS-MRAM arrays under cycling conditions , 2015, 2015 15th Non-Volatile Memory Technology Symposium (NVMTS).

[7]  Elena I. Vatajelu,et al.  Nonvolatile memories: Present and future challenges , 2014, 2014 9th International Design and Test Symposium (IDT).

[8]  Jacques-Olivier Klein,et al.  Design of TAS-MRAM prototype for NV embedded memory applications , 2010, 2010 IEEE International Memory Workshop.

[9]  Piero Olivo,et al.  Automated test equipment for research on nonvolatile memories , 2001, IEEE Trans. Instrum. Meas..

[10]  R. Kraemer,et al.  Resistive switching behavior in TiN/HfO2/Ti/TiN devices , 2012, 2012 International Semiconductor Conference Dresden-Grenoble (ISCDG).

[11]  Frederick T. Chen,et al.  Highly scalable hafnium oxide memory with improvements of resistive distribution and read disturb immunity , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[12]  Sophiane Senni,et al.  Power efficient Thermally Assisted Switching Magnetic memory based memory systems , 2014, 2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC).

[13]  Piero Olivo,et al.  Electrical characterization and modeling of pulse-based forming techniques in RRAM arrays , 2016 .

[14]  João Azevedo,et al.  Test and Reliability of Magnetic Random Access Memories , 2012 .

[15]  A. Cabrini,et al.  A Versatile and Compact USB System for Electrical and Thermal Characterization of Non-Volatile Memories , 2006, 2006 IEEE Instrumentation and Measurement Technology Conference Proceedings.

[16]  Piero Olivo,et al.  Statistical analysis of resistive switching characteristics in ReRAM test arrays , 2014, 2014 International Conference on Microelectronic Test Structures (ICMTS).

[17]  P. Olivo,et al.  Impact of Intercell and Intracell Variability on Forming and Switching Parameters in RRAM Arrays , 2015, IEEE Transactions on Electron Devices.

[18]  Seung H. Kang,et al.  Design Consideration of Magnetic Tunnel Junctions for Reliable High-Temperature Operation of STT-MRAM , 2010, IEEE Transactions on Magnetics.

[19]  Janusz Nowak,et al.  Analytical MRAM test , 2014, 2014 International Test Conference.

[20]  Piero Olivo,et al.  RRAM Reliability/Performance Characterization through Array Architectures Investigations , 2015, 2015 IEEE Computer Society Annual Symposium on VLSI.

[21]  Piero Olivo,et al.  Electrical characterization of read window in reram arrays under different SET/RESET cycling conditions , 2014, 2014 IEEE 6th International Memory Workshop (IMW).

[22]  Cheng-Wen Wu,et al.  Write Disturbance Modeling and Testing for MRAM , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  B. Diény,et al.  Thermally assisted MRAMs: ultimate scalability and logic functionalities , 2013 .

[24]  Ute Drechsler,et al.  Transition-metal-oxide-based resistance-change memories , 2008, IBM J. Res. Dev..