Reducing spurious output of balanced modulators by dynamic matching of I, Q quadrature paths
暂无分享,去创建一个
[1] Dengwei Fu,et al. A 300MHz quadrature direct digital synthesizer/mixer in 0.25μm CMOS , 2002 .
[2] Thomas H. Lee,et al. The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .
[3] B. Razavi,et al. A 900-MHz/1.8-GHz CMOS transmitter for dual-band applications , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).
[4] Cornelis D. Hoekstra. Frequency Modulation of System Clocks for EMI Reduction , 1997 .
[5] Atsushi Shimizu,et al. A method to improve SFDR with random interleaved sampling method , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).
[6] A. Torosyan,et al. A 300 MHz quadrature direct digital synthesizer/mixer in 0.25 /spl mu/m CMOS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[7] Haruo Kobayashi,et al. Spread-Spectrum Clocking in Switching Regulators for EMI Reduction , 2003, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..
[8] Rudy Van De Plassche. Integrated analog-to-digital and digital-to-analog converters / Rudy Van De Plassche , 1994 .
[9] B. Bastani,et al. A high IIP2 downconversion mixer using dynamic matching , 2000, IEEE Journal of Solid-State Circuits.
[10] A Noise-Shaping Algorithm of Multi-bit DAC Nonliearities in Complex Bandpass ∆ΣAD Modulators , 2003 .