Three Dimensional Distribution of Latch-Up Current in Scaled CMOS Structures