Compact Model of a Dual Gate CNTFET: Description and Circuit Application

We present a physical compact model of a dual gate carbon nanotube field effect transistor (DG CNTFET). To obtain an accurate and predictive model, the expression of the drain current is based on the description of the local channel potentials as well as the injected charge. The comparison between the simulation results and experiments highlights the influence of the parasitic Schottky barrier at high injection level. Hence, assuming a higher DG-CNTFET technology maturity, this predictive model allows to evaluate the performance of logic circuits in terms of reconfigurable architecture.

[1]  K. Roy,et al.  Carbon Nanotube Field-Effect Transistors for High-Performance Digital Circuits—DC Analysis and Modeling Toward Optimum Transistor Structure , 2006, IEEE Transactions on Electron Devices.

[2]  J. Knoch,et al.  High-performance carbon nanotube field-effect transistor with tunable polarities , 2005, IEEE Transactions on Nanotechnology.

[3]  R. Chau,et al.  Benchmarking nanotechnology for high-performance and low-power logic transistor applications , 2004, IEEE Transactions on Nanotechnology.

[4]  T. Zimmer,et al.  Analysis of CNTFET physical compact model , 2006, International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006..

[5]  Frédéric Gaffiot,et al.  CNTFET Modeling and Reconfigurable Logic-Circuit Design , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.