H.264 Implementation with Embedded Reconfigurable Architecture
暂无分享,去创建一个
[1] Gary J. Sullivan,et al. Rate-constrained coder control and comparison of video coding standards , 2003, IEEE Trans. Circuits Syst. Video Technol..
[2] Fadi J. Kurdahi,et al. MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications , 2000, IEEE Trans. Computers.
[3] Bertram Bussell,et al. Parallel Processing in a Restructurable Computer System , 1963, IEEE Trans. Electron. Comput..
[4] Ajay Luthra,et al. Overview of the H.264/AVC video coding standard , 2003, IEEE Trans. Circuits Syst. Video Technol..
[5] Mohammed Ghanbari,et al. THE H.264/AVC VIDEO CODING STANDARD FOR THE NEXT GENERATION MULTIMEDIA COMMUNICATION , 2004 .
[6] John Wawrzynek,et al. Augmenting a microprocessor with reconfigurable hardware , 2000 .
[7] Eunji Lee,et al. A Survey of Reconfigurable Computing and Some Recommendations , 2004 .
[8] Nader Bagherzadeh,et al. An approach to execute conditional branches onto SIMD multi-context reconfigurable architectures , 2005, 8th Euromicro Conference on Digital System Design (DSD'05).
[9] Iain E. G. Richardson,et al. H.264 and MPEG-4 Video Compression: Video Coding for Next-Generation Multimedia , 2003 .