Single-Event Transient Characterization of a Radiation-Tolerant Charge-Pump Phase-Locked Loop Fabricated in 130 nm PD-SOI Technology

In this paper, a radiation-tolerant phase-locked loop (PLL) is designed and fabricated with 130 nm PD-SOI technology. A current-based charge pump is hardened using a current compensation technique in combination with the differential charge cancellation (DCC) layout of the complementary switches. Besides, the stacked SOI transistors are employed to mitigate single-event effects of the voltage-controlled oscillator. The experimental results show that the proposed PLL has no significant jitter variations under heavy-ion experiments, compared with TMR-hardened PLL. Besides, pulsed-laser testing comprehensively characterizes the single-event transients of the PLL and demonstrates its radiation tolerant performance.

[1]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[2]  B.L. Bhuva,et al.  Effects of technology scaling on the SET sensitivity of RF CMOS Voltage-controlled oscillators , 2005, IEEE Transactions on Nuclear Science.

[3]  T. D. Loveless,et al.  A Probabilistic Analysis Technique Applied to a Radiation-Hardened-by-Design Voltage-Controlled Oscillator for Mixed-Signal Phase-Locked Loops , 2008, IEEE Transactions on Nuclear Science.

[4]  J. S. Kauppila,et al.  RHBD Bias Circuits Utilizing Sensitive Node Active Charge Cancellation , 2011, IEEE Transactions on Nuclear Science.

[5]  B L Bhuva,et al.  An RHBD Technique to Mitigate Missing Pulses in Delay Locked Loops , 2010, IEEE Transactions on Nuclear Science.

[7]  L. Massengill,et al.  Towards SET Mitigation in RF Digital PLLs: From Error Characterization to Radiation Hardening Considerations , 2005, IEEE Transactions on Nuclear Science.

[8]  B.L. Bhuva,et al.  HBD using cascode-Voltage switch logic gates for SET tolerant digital designs , 2005, IEEE Transactions on Nuclear Science.

[9]  Hidetoshi Onodera,et al.  Analysis of Radiation-Induced Clock-Perturbation in Phase-Locked Loop , 2014, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[10]  L. W. Massengill,et al.  Analysis of the single event effects for a 90nm CMOS phase-locked loop , 2009, 2009 European Conference on Radiation and Its Effects on Components and Systems.

[11]  T. D. Loveless,et al.  A Hardened-by-Design Technique for RF Digital Phase-Locked Loops , 2006, IEEE Transactions on Nuclear Science.

[12]  Hervé Lapuyade,et al.  Backside laser testing of ICs for SET sensitivity evaluation , 2001 .

[13]  陈吉华,et al.  A radiation-hardened-by-design technique for improving single-event transient tolerance of charge pumps in PLLs , 2009 .

[14]  Shichang Zou,et al.  Analysis of Single-Event Effects in a Radiation-Hardened Low-Jitter PLL Under Heavy Ion and Pulsed Laser Irradiation , 2017, IEEE Transactions on Nuclear Science.

[15]  T. D. Loveless,et al.  A Single-Event-Hardened Phase-Locked Loop Fabricated in 130 nm CMOS , 2007, IEEE Transactions on Nuclear Science.

[16]  Andrey A. Antonov,et al.  SET Tolerance of 65 nm CMOS Majority Voters: A Comparative Study , 2014, IEEE Transactions on Nuclear Science.

[17]  Liu Youbao,et al.  A single-event-hardened phase-locked loop using the radiation-hardened-by-design technique , 2012 .

[18]  J. S. Kauppila,et al.  Differential Charge Cancellation (DCC) Layout as an RHBD Technique for Bulk CMOS Differential Circuit Design , 2012, IEEE Transactions on Nuclear Science.

[19]  N. Seifert,et al.  Robust system design with built-in soft-error resilience , 2005, Computer.

[20]  V. Pouget,et al.  Impact of VCO Topology on SET Induced Frequency Response , 2007, IEEE Transactions on Nuclear Science.

[21]  T. D. Loveless,et al.  A Generalized Linear Model for Single Event Transient Propagation in Phase-Locked Loops , 2010, IEEE Transactions on Nuclear Science.

[22]  Bharat L. Bhuva,et al.  Single-Event Transient Effect on a Self-Biased Ring-Oscillator PLL and an LC PLL Fabricated in SOS Technology , 2013, IEEE Transactions on Nuclear Science.

[23]  Datao Gong,et al.  SET Detection and Compensation and Its Application in PLL Design , 2015 .