Enabling TDMA Arbitration in the Context of MBPTA

Current timing analysis techniques can be broadly classified into two families: deterministic timing analysis (DTA) and probabilistic timing analysis (PTA). Each family defines a set of properties to be provided (enforced) by the hardware and software platform so that valid Worst-Case Execution Time (WCET) estimates can be derived for programs running on that platform. However, the fact that each family relies on each own set of hardware designs limits their applicability and reduces the chances of those designs being adopted by hardware vendors. In this paper we show that Time Division Multiple Access (TDMA), one of the main DTA-compliant arbitration policies, can be made PTA-compliant. To that end, we analyze TDMA in the context of measurement-based PTA (MBPTA) and show that padding execution time observations conveniently leads to trustworthy and tight WCET estimates with MBPTA without introducing any hardware change. In fact, TDMA outperforms round-robin and time-randomized policies in terms of WCET in the context of MBPTA.

[1]  Francisco J. Cazorla,et al.  A cache design for probabilistically analysable real-time systems , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[2]  Tullio Vardanega,et al.  Upper-bounding Program Execution Time with Extreme Value Theory , 2013, WCET.

[3]  Francisco J. Cazorla,et al.  An Analyzable Memory Controller for Hard Real-Time CMPs , 2009, IEEE Embedded Systems Letters.

[4]  Anthony Rowe,et al.  FireFly Mosaic: A Vision-Enabled Wireless Sensor Networking System , 2007, RTSS 2007.

[5]  Francisco J. Cazorla,et al.  Deconstructing bus access control policies for Real-Time multicores , 2013, 2013 8th IEEE International Symposium on Industrial Embedded Systems (SIES).

[6]  Francisco J. Cazorla,et al.  Multi-level Unified Caches for Probabilistically Time Analysable Real-Time Systems , 2013, 2013 IEEE 34th Real-Time Systems Symposium.

[7]  Petru Eles,et al.  Bus Access Optimization for Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip , 2007, 28th IEEE International Real-Time Systems Symposium (RTSS 2007).

[8]  Tullio Vardanega,et al.  ON THE INDUSTRIAL FITNESS OF WCET ANALYSIS , 2011 .

[9]  Raimund Kirner,et al.  Principles of timing anomalies in superscalar processors , 2005, Fifth International Conference on Quality Software (QSIC'05).

[10]  Francisco J. Cazorla,et al.  On-chip ring network designs for hard-real time systems , 2013, RTNS '13.

[11]  Ganesh Lakshminarayana,et al.  LOTTERYBUS: a new high-performance communication architecture for system-on-chip designs , 2001, DAC '01.

[12]  Guillem Bernat,et al.  WCET analysis of probabilistic hard real-time systems , 2002, 23rd IEEE Real-Time Systems Symposium, 2002. RTSS 2002..

[13]  Jason A. Poovey.  Characterization of the EEMBC Benchmark Suite , 2007 .

[14]  Thomas M. Conte,et al.  A Benchmark Characterization of the EEMBC Benchmark Suite , 2009, IEEE Micro.

[15]  Peter Marwedel,et al.  Bus-Aware Multicore WCET Analysis through TDMA Offset Bounds , 2011, 2011 23rd Euromicro Conference on Real-Time Systems.

[16]  Pascal Sainrat,et al.  Predictable bus arbitration schemes for heterogeneous time-critical workloads running on multicore processors , 2011, ETFA2011.

[17]  Robert I. Davis,et al.  On the correctness, optimality and precision of Static Probabilistic Timing Analysis , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[18]  Liliana Cucu-Grosjean,et al.  PROARTIS: Probabilistically Analysable Real-Time Systems , 2012 .

[19]  Liliana Cucu-Grosjean,et al.  Measurement-Based Probabilistic Timing Analysis for Multi-path Programs , 2012, 2012 24th Euromicro Conference on Real-Time Systems.

[20]  Albrecht Kadlec,et al.  Avoiding Timing Anomalies Using Code Transformations , 2010, 2010 13th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing.

[21]  Francisco J. Cazorla,et al.  PUB: Path Upper-Bounding for Measurement-Based Probabilistic Timing Analysis , 2014, 2014 26th Euromicro Conference on Real-Time Systems.

[22]  Pascal Sainrat,et al.  MBBA: A Multi-Bandwidth Bus Arbiter for Hard Real-Time , 2010, 2010 5th International Conference on Embedded and Multimedia Computing.

[23]  Jakob Engblom,et al.  The worst-case execution-time problem—overview of methods and survey of tools , 2008, TECS.

[24]  Martin Schoeberl,et al.  A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems , 2012, 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip.

[25]  Per Stenström,et al.  Timing anomalies in dynamically scheduled microprocessors , 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054).

[26]  Francisco J. Cazorla,et al.  Bus designs for time-probabilistic multicore processors , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[27]  Bernd Becker,et al.  A Definition and Classification of Timing Anomalies , 2006, WCET.

[28]  Hermann Kopetz,et al.  The time-triggered architecture , 1998, Proceedings First International Symposium on Object-Oriented Real-Time Distributed Computing (ISORC '98).

[29]  Liliana Cucu-Grosjean,et al.  Measurement-based probabilistic timing analysis: Lessons from an integrated-modular avionics case study , 2013, 2013 8th IEEE International Symposium on Industrial Embedded Systems (SIES).

[30]  Jan Reineke,et al.  Randomized Caches Considered Harmful in Hard Real-Time Systems , 2014, Leibniz Trans. Embed. Syst..

[31]  Hoyt Lougee,et al.  SOFTWARE CONSIDERATIONS IN AIRBORNE SYSTEMS AND EQUIPMENT CERTIFICATION , 2001 .

[32]  Tullio Vardanega,et al.  Randomized Caches Can Be Pretty Useful to Hard Real-Time Systems , 2015, Leibniz Trans. Embed. Syst..

[33]  Francisco J. Cazorla,et al.  DTM: Degraded Test Mode for Fault-Aware Probabilistic Timing Analysis , 2013, 2013 25th Euromicro Conference on Real-Time Systems.

[34]  Tullio Vardanega,et al.  Measurement-Based Probabilistic Timing Analysis and Its Impact on Processor Architecture , 2014, 2014 17th Euromicro Conference on Digital System Design.

[35]  Peter Marwedel,et al.  Static analysis of multi-core TDMA resource arbitration delays , 2013, Real-Time Systems.

[36]  Francisco J. Cazorla,et al.  Hardware support for WCET analysis of hard real-time multicore systems , 2009, ISCA '09.

[37]  Tullio Vardanega,et al.  Applying Measurement-Based Probabilistic Timing Analysis to Buffer Resources , 2013, WCET.