An 8-bit carry look-ahead adder with 150 ps latency and sub-microwatt power dissipation at 10 GHz
暂无分享,去创建一个
Pavel Borodulin | Ofer Naaman | Anna Y. Herr | Quentin P. Herr | Oliver T. Oberg | John X. Przybysz | Steven B. Shauck
[1] S. Sarwana,et al. Zero Static Power Dissipation Biasing of RSFQ Circuits , 2011, IEEE Transactions on Applied Superconductivity.
[2] Anna Y. Herr,et al. Ultra-low-power superconductor logic , 2011, 1103.4269.
[3] T. V. Filippov,et al. 20 GHz operation of an asynchronous wave-pipelined RSFQ arithmetic-logic unit , 2012 .
[4] V. Semenov,et al. RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems , 1991, IEEE Transactions on Applied Superconductivity.
[6] Q. Herr,et al. Integrated Power Divider for Superconducting Digital Circuits , 2011, IEEE Transactions on Applied Superconductivity.
[7] Jonas Zmuidzinas,et al. The millimeter-wave properties of superconducting microstrip lines , 2002 .
[8] Ray Radebaugh,et al. Cryocoolers: the state of the art and recent developments , 2009, Journal of physics. Condensed matter : an Institute of Physics journal.
[9] S. R. Whiteley,et al. Josephson junctions in SPICE3 , 1991 .
[10] Y. Kameda,et al. Self-timed parallel adders based on DI RSFQ primitives , 1999, IEEE Transactions on Applied Superconductivity.
[11] P. Bunyk,et al. Case study in RSFQ design: fast pipelined parallel adder , 1999, IEEE Transactions on Applied Superconductivity.