Asynchronous and Clocked Control Structures for VSLI Based Interconnection Networks

A central issue in the design of multiprocessor systems is the interconnection network which provides communication paths between the processors. For large systems, high bandwidth interconnection networks will require numerous "network chips" with each chip implementing some subnetwork of the original larger network. Modularity and growth are important properties for such networks since multiprocessor systems may vary in size. This paper is concerned with the question of timing control of such networks. Two approaches, asynchronous and clocked, are used in the design of a basic network switching module. The modules and the approaches are then modeled and equations for network time delay are developed. These equations form the basis for a comparison between the two approaches. The importance of clock distribution strategies and clock skew is quantified, and a network clock distribution scheme which guarantees equal length clock paths is presented.

[1]  Mark A. Franklin,et al.  Pin Limitations and Partitioning of VLSI Interconnection Networks , 1982, IEEE Transactions on Computers.

[2]  Mark A. Franklin,et al.  Design issues in the development of a modular multiprocessor communications network , 1979, ISCA '79.

[3]  Mark A. Franklin,et al.  PIN Limitations and VLSI Interconnection Networks , 1981 .

[4]  R. J. Gal-Ezer,et al.  Synchronous Versus Asynchronous Computation In Very Large Scale Integrated (VLSI) Array Processors , 1982, Other Conferences.

[5]  Mark A. Franklin,et al.  VLSI Performance Comparison of Banyan and Crossbar Communications Networks , 1981, IEEE Transactions on Computers.

[6]  Robert J. McMillen,et al.  A survey of interconnection methods for reconfigurable parallel processing systems* , 1899, 1979 International Workshop on Managing Requirements Knowledge (MARK).

[7]  Janak H. Patel.  Performance of Processor-Memory Interconnections for Multiprocessors , 1981, IEEE Transactions on Computers.

[8]  G. Jack Lipovski,et al.  An overview of the Texas reconfigurable array computer , 1899, AFIPS '80.

[9]  V. Benes,et al.  Mathematical Theory of Connecting Networks and Telephone Traffic. , 1966 .

[10]  Charles E. Leiserson,et al.  A Layout for the Shuffle-Exchange Network. , 1980 .

[11]  Paul Penfield,et al.  Signal Delay in RC Tree Networks , 1981, 18th Design Automation Conference.

[12]  Lynn Conway,et al.  Introduction to VLSI systems , 1978 .

[13]  Charles L. Seitz,et al.  Self-Timed VLSI Systems , 1979 .

[14]  Mark Horowitz,et al.  Signal Delay in RC Tree Networks , 1983, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Samuel H. Fuller,et al.  Cm*: a modular, multi-microprocessor , 1977, AFIPS '77.

[16]  Mark A. Franklin,et al.  Asynchronous and clocked control structures for VLSI based interconnection networks , 1982, ISCA.

[17]  Bernhard Quatember.  Modular crossbar switch for large-scale multiprocessor systems: structure and implementation , 1981, AFIPS '81.

[18]  Marshall C. Pease,et al.  The Indirect Binary n-Cube Microprocessor Array , 1977, IEEE Transactions on Computers.

[19]  C. Thomborson,et al.  Area-time complexity for VLSI , 1979, STOC.

[20]  Wesley A. Clark.  Macromodular computer systems , 1967, AFIPS '67 (Spring).

[21]  Theodore R. Bashkow,et al.  A large scale, homogeneous, fully distributed parallel machine, I , 1977, ISCA '77.

[22]  Duncan H. Lawrie,et al.  Access and Alignment of Data in an Array Processor , 1975, IEEE Transactions on Computers.

[23]  Mark A. Franklin,et al.  Asynchronous and clocked control structures for VLSI based interconnection networks , 1982, ISCA.