Logic transformation for low power synthesis
暂无分享,去创建一个
[1] Yahiko Kambayashi,et al. The Transduction Method-Design of Logic Networks Based on Permissible Functions , 1989, IEEE Trans. Computers.
[2] Massoud Pedram,et al. POSE: power optimization and synthesis environment , 1996, DAC '96.
[3] Chi-Ying Tsui,et al. Technology Decomposition and Mapping Targeting Low Power Dissipation , 1993, 30th ACM/IEEE Design Automation Conference.
[4] Sarma B. K. Vrudhula,et al. Multi-level logic optimization for low power using local logic transformations , 1996, Proceedings of International Conference on Computer Aided Design.
[5] Shih-Chieh Chang,et al. Perturb and simplify: multilevel Boolean network optimizer , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] Bernhard Rohfleisch,et al. Reducing power dissipation after technology mapping by structural transformations , 1996, DAC '96.
[7] B. T. Murphy. VLSI - Directions and Impact , 1979, Fifth European Solid State Circuits Conference - ESSCIRC 79.
[8] Hiroshi Sawada,et al. A new method to express functional permissibilities for LUT based FPGAs and its applications , 1996, Proceedings of International Conference on Computer Aided Design.