Belief Propagation Algorithms on Noisy Hardware

The wide recognition that emerging nano-devices will be inherently unreliable motivates the evaluation of information processing algorithms running on noisy hardware as well as the design of robust schemes for reliable performance against hardware errors of varied characteristics. In this paper, we investigate the performance of a popular statistical inference algorithm, belief propagation (BP) on probabilistic graphical models, implemented on noisy hardware, and we propose two robust implementations of the BP algorithm targeting different computation noise distributions. We assume that the BP messages are subject to zero-mean transient additive computation noise. We focus on graphical models satisfying the contraction mapping condition that guarantees the convergence of the noise-free BP. We first upper bound the distances between the noisy BP messages and the fixed point of (noise-free) BP as a function of the iteration number. Next, we propose two implementations of BP, namely, censoring BP and averaging BP, that are robust to computation noise. Censoring BP rejects incorrect computations to keep the algorithm on the right track to convergence, while averaging BP takes the average of the messages in all iterations up to date to mitigate the effects of computation noise. Censoring BP works effectively when, with high probability, the computation noise is exactly zero, and averaging BP, although having a slightly larger overhead, works effectively for general zero-mean computation noise distributions. Sufficient conditions on the convergence of censoring BP and averaging BP are derived. Simulations on the Ising model demonstrate that the two proposed implementations successfully converge to the fixed point achieved by noise-free BP. Additionally, we apply averaging BP to a BP-based image denoising algorithm and as a BP decoder for LDPC codes. In the image denoising application, averaging BP successfully denoises an image even when nominal BP fails to do so in the presence of computation noise. In the BP LDPC decoder application, the power of averaging BP is manifested by the reduction in the residual error rates compared with the nominal BP decoder.

[1]  Michael I. Jordan Graphical Models , 2003 .

[2]  A.S. Willsky,et al.  Relationships between digital signal processing and control and estimation theory , 1978, Proceedings of the IEEE.

[3]  François Leduc-Primeau,et al.  Faulty Gallager-B decoding with optimal message repetition , 2012, 2012 50th Annual Allerton Conference on Communication, Control, and Computing (Allerton).

[4]  Lara Dolecek,et al.  Effects of approximate representation in belief propagation for inference in wireless sensor networks , 2013, 2013 Asilomar Conference on Signals, Systems and Computers.

[5]  Rakesh Kumar,et al.  A numerical optimization-based methodology for application robustification: Transforming applications for error tolerance , 2010, 2010 IEEE/IFIP International Conference on Dependable Systems & Networks (DSN).

[6]  Martin J. Wainwright,et al.  Convergence Analysis of Reweighted Sum-Product Algorithms , 2007, IEEE Transactions on Signal Processing.

[7]  Sekhar Tatikonda,et al.  Loopy Belief Propogation and Gibbs Measures , 2002, UAI.

[8]  Hilbert J. Kappen,et al.  Sufficient Conditions for Convergence of the Sum–Product Algorithm , 2005, IEEE Transactions on Information Theory.

[9]  Naresh R. Shanbhag,et al.  Soft digital signal processing , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Lara Dolecek,et al.  Gallager B Decoder on Noisy Hardware , 2013, IEEE Transactions on Communications.

[11]  David Declercq,et al.  Min-Sum-based decoders running on noisy hardware , 2013, 2013 IEEE Global Communications Conference (GLOBECOM).

[12]  Lara Dolecek,et al.  Orthogonal Matching Pursuit on Faulty Circuits , 2015, IEEE Transactions on Communications.

[13]  David Williams,et al.  Probability with Martingales , 1991, Cambridge mathematical textbooks.

[14]  Boris Polyak,et al.  Acceleration of stochastic approximation by averaging , 1992 .

[15]  Jianbo Gao,et al.  Toward hardware-redundant, fault-tolerant logic for nanoelectronics , 2005, IEEE Design & Test of Computers.

[16]  Martin J. Wainwright,et al.  Stochastic Belief Propagation: A Low-Complexity Alternative to the Sum-Product Algorithm , 2011, IEEE Transactions on Information Theory.

[17]  Naresh R. Shanbhag,et al.  An Energy-Efficient ECG Processor in 45-nm CMOS Using Statistical Error Compensation , 2013, IEEE Journal of Solid-State Circuits.

[18]  Alexios Balatsoukas-Stimming,et al.  Density Evolution for Min-Sum Decoding of LDPC Codes Under Unreliable Message Storage , 2014, IEEE Communications Letters.

[19]  J. von Neumann,et al.  Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components , 1956 .

[20]  Bane V. Vasic,et al.  Analysis of one-step majority logic decoding under correlated data-dependent gate failures , 2014, 2014 IEEE International Symposium on Information Theory.

[21]  Norbert Wehn,et al.  A Case Study in Reliability-Aware Design: A Resilient LDPC Code Decoder , 2008, 2008 Design, Automation and Test in Europe.

[22]  Lav R. Varshney,et al.  Performance of LDPC Codes Under Faulty Iterative Decoding , 2008, IEEE Transactions on Information Theory.

[23]  Daniel P. Huttenlocher,et al.  Efficient Belief Propagation for Early Vision , 2004, Proceedings of the 2004 IEEE Computer Society Conference on Computer Vision and Pattern Recognition, 2004. CVPR 2004..

[24]  Fan Chung Graham,et al.  Concentration Inequalities and Martingale Inequalities: A Survey , 2006, Internet Math..

[25]  Lara Dolecek,et al.  Optimal Design of a Gallager B Noisy Decoder for Irregular LDPC Codes , 2012, IEEE Communications Letters.

[26]  Puneet Gupta,et al.  Power / capacity scaling: Energy savings with simple fault-tolerant caches , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[27]  Kaushik Roy,et al.  MACACO: Modeling and analysis of circuits for approximate computing , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[28]  Lara Dolecek,et al.  Analysis of finite-alphabet iterative decoders under processing errors , 2013, 2013 IEEE International Conference on Acoustics, Speech and Signal Processing.

[29]  Sae-Young Chung,et al.  Analysis of sum-product decoding of low-density parity-check codes using a Gaussian approximation , 2001, IEEE Trans. Inf. Theory.

[30]  Lara Dolecek,et al.  Gallager B LDPC Decoder with Transient and permanent errors , 2013, 2013 IEEE International Symposium on Information Theory.

[31]  Masoud Ardakani,et al.  A more accurate one-dimensional analysis and design of irregular LDPC codes , 2004, IEEE Transactions on Communications.

[32]  David J. C. MacKay,et al.  Encyclopedia of Sparse Graph Codes , 1999 .

[33]  Douglas L. Jones,et al.  Stochastic computation , 2010, Design Automation Conference.

[34]  Rüdiger L. Urbanke,et al.  The capacity of low-density parity-check codes under message-passing decoding , 2001, IEEE Trans. Inf. Theory.

[35]  Luigi Carro,et al.  On the optimal design of triple modular redundancy logic for SRAM-based FPGAs , 2005, Design, Automation and Test in Europe.

[36]  William T. Freeman,et al.  Constructing free-energy approximations and generalized belief propagation algorithms , 2005, IEEE Transactions on Information Theory.

[37]  John W. Fisher,et al.  Loopy Belief Propagation: Convergence and Effects of Message Errors , 2005, J. Mach. Learn. Res..

[38]  Lara Dolecek,et al.  Underdesigned and Opportunistic Computing in Presence of Hardware Variability , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.