A 20-Gb/s, 0.66-pJ/bit serial receiver with 2-stage continuous-time linear equalizer and 1-tap decision feedback equalizer in 45nm SOI CMOS

A power-efficient equalizing serial receiver, including a 2-stage continuous-time linear equalizer (CTLE) and 1-tap decision feedback equalizer (DFE), is reported operating at data rates of up to 20 Gb/s. The DFE adopts a half-rate speculative architecture without explicit summing amplifiers by injecting offset-controlling currents directly into StrongARM sampling latches. At 20 Gb/s, a PCB trace with 26.3dB of loss is equalized while consuming 13.2mW (0.66 pJ/bit).

[1]  Azita Emami-Neyestanak,et al.  A 15-Gb/s 0.5-mW/Gbps Two-Tap DFE Receiver With Far-End Crosstalk Cancellation , 2011, IEEE Journal of Solid-State Circuits.

[2]  Weixin Gai,et al.  A 4-Channel 1.25–10.3 Gb/s Backplane Transceiver Macro With 35 dB Equalizer and Sign-Based Zero-Forcing Adaptive Control , 2009, IEEE Journal of Solid-State Circuits.

[3]  Meisam Honarvar Nazari,et al.  A 15Gb/s 0.5mW/Gb/s 2-tap DFE receiver with far-end crosstalk cancellation , 2011, 2011 IEEE International Solid-State Circuits Conference.

[4]  Jri Lee,et al.  A 21-Gb/s 87-mW transceiver with FFE/DFE/linear equalizer in 65-nm CMOS technology , 2009, 2009 Symposium on VLSI Circuits.

[5]  Daniel Friedman,et al.  A 19Gb/s 38mW 1-tap speculative DFE receiver in 90nm CMOS , 2009, 2009 Symposium on VLSI Circuits.

[6]  Goichi Ono,et al.  A 12.3mW 12.5Gb/s complete transceiver in 65nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[7]  Behzad Razavi,et al.  A 20Gb/s 40mW equalizer in 90nm CMOS technology , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).