Footprints in the cache

This paper develops an analytical model for cache-reload transients and compares the model to observations based on several address traces. The cache-reload transient is the set of cache misses that occur when a process is reinitiated after being suspended temporarily. For example, an interrupt program that runs periodically experiences a reload transient at each initiation. The reload transient depends on the cache size and on the sizes of the footprints in the cache of the competing programs, where a program footprint is defined to be the set of lines in the cache in active use by the program. The model shows that the size of the transient is related to the normal distribution function. A simulation based on program-address traces shows excellent agreement between the model and the observations.

[1]  Irving L. Traiger,et al.  A note on the calculation of average working set size , 1974, CACM.

[2]  Jan Gecsei.  Determining Hit Ratios for Multilevel Hierarchies , 1974, IBM J. Res. Dev..

[3]  Ronald Fagin,et al.  The independence of miss ratio on page size , 1976, JACM.

[4]  Malcolm C. Easton,et al.  Computation of Cold-Start Miss Ratios , 1978, IEEE Transactions on Computers.

[5]  Alan Jay Smith,et al.  A Comparative Study of Set Associative Memory Mapping Algorithms and Their Use for Cache and Main Memory , 1978, IEEE Transactions on Software Engineering.

[6]  Margaret J. Giannini.  Computing and the Handicapped: A Promising Alliance , 1981, Computer.

[7]  Mahadev Satyanarayanan,et al.  Design Trade-Offs in VAX-11 Translation Buffer Organization , 1981, Computer.

[8]  Lee W. Hoevel,et al.  The Software-Cache Connection , 1981, IBM J. Res. Dev..

[9]  Douglas W. Clark,et al.  Cache Performance in the VAX-11/780 , 1983, TOCS.

[10]  William D. Strecker,et al.  Transient behavior of cache memories , 1983, TOCS.

[11]  Philip L. Rosenfeld,et al.  Fractal Nature of Software-Cache Interaction , 1983, IBM J. Res. Dev..

[12]  Thomas Roberts Puzak,et al.  Analysis of cache replacement-algorithms , 1985 .

[13]  Peter M. Fenwick.  Some Aspects of the Dynamic Behavior of Hierarchical Memories , 1985, IEEE Transactions on Computers.

[14]  Kai Hwang,et al.  Computer architecture and parallel processing , 1984, McGraw-Hill Series in computer organization and architecture.

[15]  Harold S. Stone,et al.  Footprints in the cache , 1986, SIGMETRICS '86/PERFORMANCE '86.