Dependable on-chip infrastructure for dependable MPSOCs

Today's MPSOCs employ complex on-chip infrastructure and instrumentation for efficient test, debug, diagnosis, and post-silicon validation, reliability management and maintenance in the field, or monitoring and calibration during operation. To enable flexible and efficient access to such instrumentation, reconfigurable scan networks (RSNs) as recently standardized by IEEE Std 1687 can be used. Given the importance of infrastructure for the dependability of the whole MPSOC, however, the RSN itself must be highly dependable. This paper addresses dependability issues of RSNs including verification, test, and security, and their importance for dependable MPSOCs. First research results are summarized, and open questions for future work are highlighted.

[1]  Matteo Sonza Reorda,et al.  On the testability of IEEE 1687 networks , 2015, 2015 IEEE 24th Asian Test Symposium (ATS).

[2]  Alfred L. Crouch,et al.  A call to action: Securing IEEE 1687 and the need for an IEEE test Security Standard , 2015, 2015 IEEE 33rd VLSI Test Symposium (VTS).

[3]  Farrokh Ghani Zadegan,et al.  Accessing Embedded DfT Instruments with IEEE P1687 , 2012, 2012 IEEE 21st Asian Test Symposium.

[4]  Hans-Joachim Wunderlich,et al.  Reconfigurable Scan Networks: Modeling, Verification, and Optimal Pattern Generation , 2015, TODE.

[5]  Hans-Joachim Wunderlich,et al.  Fine-Grained Access Management in Reconfigurable Scan Networks , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Irith Pomeranz,et al.  On the Detectability of Scan Chain Internal Faults An Industrial Case Study , 2008, 26th IEEE VLSI Test Symposium (vts 2008).

[7]  Cliff Wang,et al.  Introduction to Hardware Security and Trust , 2011 .

[8]  Hans-Joachim Wunderlich,et al.  Scan pattern retargeting and merging with reduced access time , 2013, 2013 18th IEEE European Test Symposium (ETS).

[9]  Erik Larsson,et al.  Fault management in an IEEE P1687 (IJTAG) environment , 2012, 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).

[10]  Neal Stollon.  On-Chip Instrumentation: Design and Debug for Systems on Chip , 2010 .

[11]  Hans-Joachim Wunderlich,et al.  Securing Access to Reconfigurable Scan Networks , 2013, 2013 22nd Asian Test Symposium.

[12]  Mounir Benabdenbi,et al.  On-line test and monitoring of multi-processor SoCs: A software-based approach , 2009, 2009 10th Latin American Test Workshop.

[13]  Yervant Zorian,et al.  A distributed BIST control scheme for complex VLSI devices , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[14]  Miron Abramovici,et al.  In-System Silicon Validation and Debug , 2008, IEEE Design & Test of Computers.

[15]  Friedrich Hapke,et al.  Industrial Application of IEEE P1687 for an Automotive Product , 2013, 2013 Euromicro Conference on Digital System Design.

[16]  Sujit Dey,et al.  Embedded Software-Based Self-Test for Programmable Core-Based Designs , 2002, IEEE Des. Test Comput..

[17]  Jennifer Dworak,et al.  Don't forget to lock your SIB: hiding instruments using P1687 , 2013, 2013 IEEE International Test Conference (ITC).

[18]  Giorgio Di Natale,et al.  Test Versus Security: Past and Present , 2014, IEEE Transactions on Emerging Topics in Computing.

[19]  Jiun-In Guo,et al.  Multi-core software/hardware co-debug platform with ARM CoreSight™, on-chip test architecture and AXI/AHB bus monitor , 2011, Proceedings of 2011 International Symposium on VLSI Design, Automation and Test.

[20]  Hans-Joachim Wunderlich,et al.  Modeling, verification and pattern generation for reconfigurable scan networks , 2012, 2012 IEEE International Test Conference.

[21]  M. Renovell,et al.  Scan design and secure chip [secure IC testing] , 2004, Proceedings. 10th IEEE International On-Line Testing Symposium.

[22]  Neal Stollon.  On-Chip Instrumentation , 2011 .

[23]  Bernd Becker,et al.  Formal verification of secure reconfigurable scan network infrastructure , 2016, 2016 21th IEEE European Test Symposium (ETS).

[24]  Melvin A. Breuer,et al.  A universal test sequence for CMOS scan registers , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[25]  Michel Renovell,et al.  Scan Design and Secure Chip , 2004, IOLTS.

[26]  Jeff Rearick,et al.  IJTAG (internal JTAG): a step toward a DFT standard , 2005, IEEE International Conference on Test, 2005..

[27]  Kuen-Jong Lee,et al.  On-Chip SOC Test Platform Design Based on IEEE 1500 Standard , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[28]  Srikanth Venkataraman,et al.  A technique for fault diagnosis of defects in scan chains , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[29]  Wang,et al.  System-on-Chip Test Architectures: Nanometer Design for Testability , 2007 .

[30]  Carl E. Landwehr,et al.  Basic concepts and taxonomy of dependable and secure computing , 2004, IEEE Transactions on Dependable and Secure Computing.

[31]  Hans-Joachim Wunderlich,et al.  Access Port Protection for Reconfigurable Scan Networks , 2014, Journal of Electronic Testing.

[32]  Chi W. Yau,et al.  An optimal test sequence for the JTAG/IEEE P1149.1 test access port controller , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[33]  Yervant Zorian,et al.  Embedded-memory test and repair: infrastructure IP for SoC yield , 2003, IEEE Design & Test of Computers.