Testing high resolution ADCs using deterministic dynamic element matching

Dynamic element matching (DEM) is an effective approach to achieving good average performance in the presence of major mismatch in matching-critical circuits. This paper presents a deterministic DEM (DDEM) strategy for ADC testing that offers substantial reductions in testing cost. The approach is mathematically formulated and validated with simulation results that show the number of test vectors needed is comparable to what are concurrently used with standard code density linearity testing. It is demonstrated that the DDEM method can be used to accurately test ADCs with linearity that far exceeds that of the DAC used as a signal generator. This technique offers potential for use in both production test and BIST environments where high linearity devices are difficult to test and characterize.

[1]  Degang Chen,et al.  A modified histogram approach for accurate self-characterization of analog-to-digital converters , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[2]  K. Nguyen,et al.  A 113 dB SNR oversampling DAC with segmented noise-shaped scrambling , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[3]  John B. Shoven,et al.  I , Edinburgh Medical and Surgical Journal.

[4]  E. Sanchez-Sinencio,et al.  Very linear ramp-generators for high resolution ADC BIST and calibration , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[5]  Michel Renovell,et al.  A high accuracy triangle-wave signal generator for on-chip ADC testing , 2002, Proceedings The Seventh IEEE European Test Workshop.

[6]  Ian Galton,et al.  A Low-Complexity Dynamic Element Matching DAC for Direct Digital Synthesis , 1998 .

[7]  L. R. Carley,et al.  A noise-shaping coder topology for 15+ bit converters , 1989 .

[8]  Degang Chen,et al.  A dynamic element matching approach to ADC testing , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[9]  Rudy J. van de Plassche,et al.  A Monolithic 14-bit A/D Converter , 1982, ESSCIRC '82: Eighth European Solid-State Circuits Conference.

[10]  Randall L. Geiger,et al.  Formulation of INL and DNL yield estimation in current-steering D/A converters , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[11]  Degang Chen,et al.  A deterministic dynamic element matching approach to ADC testing , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[12]  Gordon W. Roberts,et al.  An Introduction to Mixed-Signal IC Test and Measurement , 2000 .